

AccessionIndex: TCD-SCSS-V.20150617.002

Accession Date: 17-Jun-2015

Accession By: Dr.Robert Friel

Object name: 6502 Software Design

Vintage: c. 1980

Synopsis: Scanlon, Leo J., ISBN 0-672-21656-6, 1st edition, 4th printing (1981), Howard W.Sams & Co, Inc, 43 West 62nd St, Indianapolis, Indiana 46268, USA, marked 'Robert Friel' on title page.

Description:

Short descriptive text ...

For the front and rear covers, title pages, table of contents, selected content, etc, see Figure 1 onwards below.

The homepage for this catalog is at: <https://www.scss.tcd.ie/SCSSTreasuresCatalog/>
Click '*Accession Index*' (1st column listed) for related folder, or '*About*' for further guidance. Some of the items below may be more properly part of other categories of this catalog, but are listed here for convenience.

Accession Index	Object with Identification
TCD-SCSS-V.20150617.002	Scanlon, Leo J., 6502 Software Design, ISBN 0-672-21656-6, 1st edition, 4th printing (1981), Howard W.Sams & Co, Inc, 43 West 62nd St, Indianapolis, Indiana 46268, USA, marked 'Robert Friel' on title page, 1980.


References:

1. References if required ...

21656

6502 SOFTWARE DESIGN

LEO J. SCANLON



£13.32



BLACKSBURG

CONTINUING EDUCATION SERIES™
edited by Titus, Titus & Larsen

Figure 1: Front Cover




Figure 2: Title Pages page 1




Figure 3: Title Pages page 2




Figure 4: Title Pages page 3

Contents	
LIST OF PROGRAM EXAMPLES	9
CHAPTER 1	
AN INTRODUCTION TO THE 6502 MICROPROCESSOR	13
Why the 6502?—The 6502 Microprocessor—Machine Code and Assembly Language—The AIM 65 Microcomputer—Conventions Used in This Book—References	
CHAPTER 2	
THE 6502 MICROPROCESSOR INSTRUCTION SET	27
Summary of the Instruction Set—How the Rest of This Chapter Is Arranged—6502 Addressing Modes—Load and Store Instructions—Arithmetic Instructions—Increment and Decrement Instructions—Logical Instructions—Jump, Branch, Compare, and Bit-Test Instructions—Shift and Rotate Instructions—Register Transfer Instructions—Stack Instructions—The No Operation Instruction—Summary	
CHAPTER 3	
SUBROUTINES	75
Subroutine Instructions—Subroutine Nesting—Moving Data in Memory—Time-Delay Subroutines—Summary	
CHAPTER 4	
LISTS AND LOOK-UP TABLES	92
Unordered Lists—A Simple Sorting Technique—Ordered Lists—Look-Up Tables—Jump Tables—References	
CHAPTER 5	
MATHEMATICAL ROUTINES	114
Integer Addition—Integer Subtraction—Integer Multiplication—Integer Division—BCD Mathematics—Floating-Point Mathematics—Square Root	
CHAPTER 6	
NUMBER-BASE CONVERSION	140
Two Simple I/O Devices—Two-Digit ASCII-Based Hexadecimal-to-Binary Conversion—An 8-Bit Binary-to-ASCII-Based Hexadecimal Conversion—Three-Digit ASCII-Based Decimal-to-Binary Conversion—Five-Digit ASCII-Based Decimal to Binary Conversion—An 8-Bit Binary-to-ASCII-Based Decimal Conversion—A 16-Bit Binary-to-ASCII-Based Decimal Conversion—Two-Digit ASCII-Based Decimal-to-BCD Conversion—Two-Digit BCD-to-ASCII-Based Decimal Conversion—Leading Zero Suppression—Summary	
CHAPTER 7	
INTERRUPTS AND RESETS	164
The 6502 Microprocessor Interrupts—Interrupt Request (IRQ)—Return From Interrupt (RTI) Instruction—Summary of IRQ-Generated Interrupts—Nonmaskable Interrupt (NMI)—The Break (BRK) Instruction—AIM 65 Breakpoints—Reset Considerations—Summary—References	
CHAPTER 8	
GENERAL-PURPOSE INPUT/OUTPUT DEVICES	180
The 6520 Peripheral Interface Adapter (PIA)—PIA Register Addressing—PIA Control Registers—Configuring the PIA—Data Transfers Using a PIA—The 6522 Versatile Interface Adapter (VIA)—VIA Register Addressing—Parallel Data Transfers Using a VIA—VIA	

Figure 5: Table of Contents page 1

6502 SOFTWARE DESIGN	
Peripheral Control Register (PCR)—VIA Interrupt Requests—VIA Auxiliary Control Register (ACR)—VIA Timers—A 24-Hour Clock for the AIM 65—VIA Shift Register—References	
CHAPTER 9	
MICROCOMPUTER INPUT/OUTPUT	219
The 6502 Microprocessor and Simple I/O Devices—Another Simple Input Device—The 6502 Microprocessor and Keyboards—Unencoded Keyboards—Encoded Keyboards—Interfacing With Teletypewriters —The 6502 Microprocessor and Seven-Segment LED Displays— Summary—References	
APPENDIX A	
ASCII CHARACTER SET (7-BIT CODE)	244
APPENDIX B	
SUMMARY OF THE 6502 INSTRUCTION SET	245
INDEX	265

List of Program Examples	
CHAPTER 1	
1-1 A Typical 6502 Program, in Binary and Hexadecimal Notation	22
CHAPTER 2	
2-1 A Double-Precision Addition Routine	46
2-2 A Double-Precision Subtraction Routine	47
2-3 A Six-Byte Memory Move Routine	49
2-4 Testing Two Locations for Equality	60
2-5 Arranging Two Numbers in Order of Value	60
2-6 A Three-Way Decision Routine	60
2-7 A Multiple-Byte Move Routine	61
2-8 Waiting for a Memory Bit to Become Logic 0	62
2-9 Waiting for Any of Three Memory Bits to Become Logic 0	63
2-10 A Left-Shift Routine for Multiple-Precision Unsigned Numbers	67
2-11 A Left-Shift Routine for Multiple-Precision Signed Numbers	67
2-12 A Right-Shift Routine for Multiple-Precision Signed Numbers	69
2-13 Accessing Nonconsecutive Elements in a List	69
2-14 Initializing the Stack Pointer to \$FF	71
2-15 Saving All Registers on the Stack	73

Figure 6: Table of Contents page 2

6502 SOFTWARE DESIGN		LIST OF PROGRAM EXAMPLES	
10			11
CHAPTER 3		CHAPTER 6	
3-1	The Subroutine Call and Return Sequence	6-1	A Simple Keyboard Input Subroutine
3-2	Subroutine Nesting	6-2	A Simple Printer Output Subroutine
3-3	A Data-Block Move Subroutine	6-3	An ASCII-Based Hexadecimal-to-Binary Conversion Subroutine
3-4	A Time-Delay Subroutine	6-4	The AIM 65 Version of the AH2B Subroutine
3-5	A 30-Second Time-Delay Subroutine	6-5	An 8-Bit Binary-to-ASCII-Based Hexadecimal Conversion Subroutine
3-6	A Simplified 30-Second Time-Delay Subroutine	6-6	A Three-Digit ASCII-Based Decimal-to-Binary Conversion Subroutine
3-7	A One-Minute Time-Delay Subroutine	6-7	A Five Digit ASCII Based Decimal to Binary Conversion Subroutine
3-8	A One-Hour Time-Delay Subroutine That Calls the ONEMIN Subroutine	6-8	An 8-Bit Binary-to-ASCII-Based Decimal Conversion Subroutine
CHAPTER 4		6-9	A 16-Bit Binary-to-ASCII-Based Decimal Conversion Subroutine
4-1	Adding an Entry to an Unordered List	6-10	An ASCII-Based Decimal-to-BCD Conversion Subroutine
4-2	Deleting an Entry From an Unordered List	6-11	A BCD-to-ASCII-Based Decimal Conversion Subroutine
4-3	Find the Minimum and Maximum Values in an Unordered List	6-12	A 16-Bit Binary-to-ASCII-Based Decimal Conversion Subroutine, With Leading Zero Suppression
4-4	An 8-Bit Bubble-Sort Subroutine	CHAPTER 7	
4-5	A 16-Bit Bubble-Sort Subroutine	7-1	Interrupt Polling Sequence
4-6	An 8-Bit Binary Search Subroutine	7-2	Determining Whether BRK or IRQ Caused an Interrupt
4-7	Adding an Element to an Ordered List	7-3	Using BRK to Overlay a Three-Byte Instruction
4-8	Deleting an Element From an Ordered List	7-4	A 6502 Microprocessor Reset Program
4-9	Conversion From Degrees Celsius to Degrees Fahrenheit	CHAPTER 8	
4-10	A BCD-to-Seven-Segment Conversion Subroutine	8-1	Clearing PIA Status Bits After a Write
4-11	A Multiuser Selection Subroutine	8-2	A Simple VIA Input Routine
CHAPTER 5			
5-1	A Multiple-Precision Addition Subroutine		
5-2	A Multiple-Precision Subtraction Subroutine		
5-3	An 8-Bit by 8-Bit Unsigned Multiplication Subroutine		
5-4	Integer Multiplication With a Negative Multiplier		
5-5	An 8-Bit by 8-Bit Signed Multiplication Subroutine		
5-6	A 16-Bit by 16-Bit Multiplication Subroutine (With 32-Bit Result)		
5-7	Binary Division		
5-8	An 8-Bit by 8-Bit Unsigned Division Subroutine		
5-9	An 8-Bit by 8-Bit Signed Division Subroutine		
5-10	A 16-Bit by 16-Bit Unsigned Division Subroutine		
5-11	A Multiple-Precision BCD Addition Subroutine		

Figure 7: Table of Contents page 3




Figure 8: Table of Contents page 4