


# IMP-16™ INSTRUCTION GUIDE

1100 = 9500  
0011 = TTY



NOTE: NUMBERS IN PARENTHESES DESIGNATE NUMBER OF LINES.

PUB. NO. 4200056

NATIONAL SEMICONDUCTOR CORPORATION  
2900 SEMICONDUCTOR DRIVE  
SANTA CLARA, CALIFORNIA 95051

# INSTRUCTION SET (NUMERICAL ORDER)

OP CODE BASE	MNEMONIC AND ASSEMBLER FORMAT	EXECUTION CYCLES	MEMORY CYCLES		COMMAND TYPE	FORMAT GROUP
			READ	WRITE		
0000	HALT	-	1	-	BASIC	8
0080	PUSHF	4	1	-		8
0100	RTI	5	1	-		8
0200	RTS	4	1	-		8
0280	PULLF	5	1	-		8
0300	JSRP	8	3	-	EXTENDED	11
0380	JSRI	4	1	-	BASIC	8
0400	RIN	7	1	-		8
0480	MPY	106 TO 122	1	-	EXTENDED	9
0490	DIV	125 TO 159	3	-		9
04A0	DADD	12	4	-		9
04B0	DSUB	12	4	-		9
04C0	LLB/LRB/LDB	20 (LEFT) 12 (RIGHT)	4	-		9
04D0	SLB/SRB/STB	24 (LEFT) 17 (RIGHT)	4	1		9
0500	JMPP	7	3	-		10
0510	ISCAN	9 TO 80	1	-		10
0520	JINT	7	2	-		10
0600	ROUT	7	1	-		10
0700	SETST	17 TO 36	1	-		8
0710	CLRST	17 TO 36	1	-	BASIC EXTENDED	10
0720	SETBIT	15 TO 34	1	-		10
0730	CLRBIT	15 TO 34	1	-		10
0740	SKSTF	19 TO 39	1	-		10
0750	SKBIT	19 TO 39	1	-		10
0760	CMPBIT	15 TO 34	1	-		10
0800	SFLG	4	1	-		7
0880	PFLG	4	1	-	BASIC	7
1000	BOC	4	1	-		7
2000	JMP	4 OR 5	1	-		6
2400	JMP @ADDRESS [xrr]	3	1	-		5
2800	JSR	5	2	-		5
2C00	JSR @ADDRESS [xrr]	4	1	-		5
3000	RADD	6	2	-		5
3080	RXCH	3	1	-		1
3081	RCPY	8	1	-		1
3081	NOP	6	1	-		1
3082	RXOR	6	1	-		1
3083	RAND	6	1	-		1
4000	PUSH	6	1	-		1
4400	PULL	3	1	-		3
4800	AISZ	3	1	-		3
4C00	LI	4 OR 5	1	-		3
5000	CAI	3	1	-		3
5400	XCHRS	3	1	-		3
5800	ROL/ROR	5	1	-		3
5C00	SHL/SHR	4 + 3K	1	-		2
6000	AND	4 + 3K	1	-		2
6800	OR	5	2	-		4
7000	SKAZ	5	2	-		4
7800	ISZ	6 OR 7	2	-		4
7C00	DSZ	7 OR 8	2	1		5
8000	LD	8 OR 9	2	1		5
9000	LD	5	2	-		4
A000	ST	5	3	-		4
B000	ST	6	1	-		4
C000	ADD	8	2	1		4
D000	SUB	5	2	1		4
E000	SKG	5	2	-		4
F000	SKNE	8 OR 9	2	-		4

# IMP-16 ASSEMBLER ASSIGNMENT STATEMENTS

LABEL:	SYMBOL = EXPRESSION ; SYMBOL IS ASSIGNED VALUE OF EXPRESSION
TABLE:	. = 20 ; SET LOCATION COUNTER TO 20 . = * 10 ; RESERVE 10 LOCATIONS FOR TABLE

## ASSEMBLER DIRECTIVE STATEMENTS

ASSEMBLER FORMAT	FUNCTION
. TITLE SYMBOL [,STRING]	NAMES LOAD MODULE
.ASECT	SPECIFIES START OF ABSOLUTE SECTION
.BSECT	SPECIFIES START OF BASE SECTOR RELOCATABLE SECTION
.TSECT	SPECIFIES START OF TOP SECTOR RELOCATABLE SECTION
.END	PHYSICAL END OF SOURCE PROGRAM
(ADDRESS)	LISTING OUTPUT CONTROL
.IMMED	SPACE 'n' LINES IN OUTPUT LISTING
.IMMED [STRING]	OUTPUT LISTING TO TOP-OF-FORM
.PAGE	16-BIT WORD DATA GENERATION
.WORD EXPRESSION [,EXPRESSION...]	DATA GENERATION FOR CHARACTER STRINGS
.ASCII [STRING...]	IDENTIFIES GLOBAL SYMBOLS
.GLOBL SYMBOL [,SYMBOL...]	ESTABLISHES NEW LOCAL SYMBOL REGION
.LOCAL	CONDITIONAL ASSEMBLY DIRECTIVES
.IF EXPRESSION	CONDITIONAL ASSEMBLY DIRECTIVES
.ELSE	CONDITIONAL ASSEMBLY DIRECTIVES
.ENDIF	CONDITIONAL ASSEMBLY DIRECTIVES
.FORM	FIELD SPECIFICATION
.EXTD SYMBOL, EXP [(EXP)], ...	ALLOWS EXTENDED INSTRUCTION SET TO BE USED IN ASSEMBLY

## NOTATION USED IN INSTRUCTION DESCRIPTIONS

NOTATION	MEANING
Ac <sub>r</sub>	DENOTES SPECIFIC WORKING REGISTER (AC0, AC1, AC2, OR AC3) WHERE 'r' IS NUMBER OF ACCUMULATOR REFERENCED IN INSTRUCTION.
AR	DENOTES ADDRESS REGISTER USED FOR ADDRESSING MEMORY OR PERIPHERAL DEVICES.
cc	DENOTES 4-BIT CONDITION CODE VALUE FOR CONDITIONAL BRANCH INSTRUCTIONS.
ctl	DENOTES 7-BIT CONTROL-FIELD VALUE FOR FLAG, INPUT/OUTPUT, AND MISCELLANEOUS INSTRUCTIONS.
CY	INDICATES THAT CARRY FLAG IS SET IF THERE IS CARRY DUE TO INSTRUCTION (EITHER ADDITION OR SUBTRACTION).
disp	STANDS FOR DISPLACEMENT VALUE AND REPRESENTS OPERAND IN NONMEMORY REFERENCE INSTRUCTION OR ADDRESS FIELD IN MEMORY REFERENCE INSTRUCTION. IT IS 8-BIT, SIGNED TWOS-COMPLEMENT NUMBER EXCEPT WHEN BASE PAGE IS REFERENCED; IN LATTER CASE, IT IS UNSIGNED.

# NOTATION USED IN INSTRUCTION DESCRIPTIONS (con't.)

NOTATION	MEANING
dr	DENOTES NUMBER OF DESTINATION WORKING REGISTER THAT IS SPECIFIED IN INSTRUCTION-WORD FIELD. WORKING REGISTER IS LIMITED TO ONE OF FOUR: AC0, AC1, AC2, OR AC3.
EA	DENOTES EFFECTIVE ADDRESS SPECIFIED BY INSTRUCTION DIRECTLY, INDIRECTLY, OR BY INDEXING. CONTENTS OF EFFECTIVE ADDRESS ARE USED DURING EXECUTION OF INSTRUCTION.
fc	DENOTES NUMBER OF REFERENCED FLAG.
INTEN	DENOTES INTERRUPT ENABLE CONTROL FLAG.
IOREG	DENOTES INPUT/OUTPUT REGISTER IN PERIPHERAL DEVICE.
L	DENOTES 1-BIT LINK (L) FLAG.
OV	INDICATES THAT OVERFLOW FLAG IS SET IF THERE IS OVERFLOW DUE TO INSTRUCTION (EITHER ADDITION OR SUBTRACTION).
PC	DENOTES PROGRAM COUNTER. DURING ADDRESS FORMATION, IT IS INCREMENTED BY 1 TO CONTAIN ADDRESS 1 GREATER THAN THAT OF INSTRUCTION BEING EXECUTED.
r	DENOTES NUMBER OF WORKING REGISTER THAT IS SPECIFIED IN INSTRUCTION-WORD FIELD. WORKING REGISTER IS LIMITED TO ONE OF FOUR: AC0, AC1, AC2, OR AC3.
SEL	DENOTES SELECT CONTROL FLAG. IT IS USED TO SELECT CARRY OR OVERFLOW FOR OUTPUT ON CARRY AND OVERFLOW (CYOV) LINE OF CPU AND TO INCLUDE LINK BIT (L) IN SHIFT OPERATIONS.
SPADR	SPECIAL ADDRESS.
STK	TOP WORD OF STACK.
sr	DENOTES NUMBER OF SOURCE WORKING REGISTER THAT IS SPECIFIED IN INSTRUCTION-WORD FIELD. WORKING REGISTER IS LIMITED TO ONE OF FOUR: AC0, AC1, AC2, OR AC3.
xr	WHEN NOT ZERO, THIS VALUE DESIGNATES NUMBER OF REGISTER TO BE USED IN INDEXED AND RELATIVE MEMORY-ADDRESSING MODES.
( )	DENOTES CONTENTS OF ITEM WITHIN PARENTHESES. (AC <sub>r</sub> ) IS READ AS "THE CONTENTS OF AC <sub>r</sub> ." (EA) IS READ AS "THE CONTENTS OF EA."
[ ]	DENOTES OPTIONAL ENTRY.
~	INDICATES LOGICAL COMPLEMENT (ONES-COMPLEMENT) OF VALUE ON RIGHT-HAND SIDE OF ~.
→	MEANS "REPLACES."
←	MEANS "IS REPLACED BY."
@	APPEARING IN OPERAND FIELD OF INSTRUCTION, DENOTES INDIRECT ADDRESSING.
^	DENOTES AND OPERATION.
v	DENOTES OR OPERATION.
∇	DENOTES EXCLUSIVE OR OPERATION.

# BASIC INSTRUCTION SET

1. REGISTER TO REGISTER				DATA MOVEMENT			
Op	sr	dr	Op	Not Used	Op		
MNEMONIC	OPERATION			EQUATION			
RADD	REGISTER ADD			$(ACdr) \leftarrow (ACsr) + (ACdr), OV, CY$			
RXCH	REGISTER EXCHANGE			$(ACsr) \leftarrow (ACdr), (ACdr) \leftarrow (ACsr)$			
RCPY	REGISTER COPY			$(ACdr) \leftarrow (ACsr)$			
RXOR	REGISTER EXCLUSIVE OR			$(ACdr) \leftarrow (ACdr) \vee (ACsr)$			
RAND	REGISTER AND			$(ACdr) \leftarrow (ACdr) \wedge (ACsr)$			
NOP	NO OPERATION						
BASE CODE MODIFIER				REMARKS			
OP CODE BASE				SIMULATED RCPY COMMAND WHERE $dr = 0, sr = 0$			
3000	OP CODE = BASE + sr + dr			REGISTER			
3080	0000	0000	0000	0000	AC0		
3081	0400	0400	0100	0100	AC1		
3082	0800	0800	0200	0200	AC2		
3083	0C00	0C00	0300	0300	AC3		
3081							

2. REGISTER REFERENCE				SHIFT/ROTATE			
Op	r	disp					
MNEMONIC	OPERATION		EQUATION				
			SEL = 0				
ROL	ROTATE LEFT (disp > 0)		$(ACr_0) \leftarrow (ACr_{15})$ $(ACr_n) \leftarrow (ACr_{n-1})$				
			SEL = 1				
ROR	ROTATE RIGHT (disp < 0)		$(ACr_{15}) \leftarrow (L)$ $(L) \leftarrow (ACr_0)$ $(ACr_n) \leftarrow (ACr_{n+1})$				
SHL	SHIFT LEFT (disp > 0)		$(L) \leftarrow (ACr_{15})$ $(ACr_n) \leftarrow (ACr_{n-1})$ $(ACr_0) \leftarrow 0$				
SHR	SHIFT RIGHT (disp < 0)		$(L) \leftarrow 0$ $(ACr_{15}) \leftarrow (L)$ $(ACr_n) \leftarrow (ACr_{n+1})$				
BASE CODE MODIFIER			REMARKS				
OP CODE BASE			disp IS UNSIGNED WHEN USED IN ASSEMBLER LANGUAGE FORMAT.				
5800	OP CODE = BASE + r + disp		REGISTER				
	r	0000	0000	AC0			
		0100	0100	AC1			
		0200	0200	AC2			
		0300	0300	AC3			
5800	OP CODE = BASE + r + disp		REGISTER				
	r	0000	0000	AC0			
		0100	0100	AC1			
		0200	0200	AC2			
		0300	0300	AC3			
5C00	OP CODE = BASE + r + disp		REGISTER				
	r	0000	0000	AC0			
		0100	0100	AC1			
		0200	0200	AC2			
		0300	0300	AC3			
5C00	OP CODE = BASE + r + disp		REGISTER				
	r	0000	0000	AC0			
		0100	0100	AC1			
		0200	0200	AC2			
		0300	0300	AC3			
5C00	OP CODE = BASE + r + disp		REGISTER				
	r	0000	0000	AC0			
		0100	0100	AC1			
		0200	0200	AC2			
		0300	0300	AC3			

# BASIC INSTRUCTION SET

## 3. REGISTER REFERENCE



MNEMONIC	OPERATION	EQUATION	OP CODE BASE	BASE CODE MODIFIER	REMARKS
AISZ	ADD IMMEDIATE SKIP IF ZERO	$(ACr) \leftarrow (ACr) + disp, OV, CY$ IF NEW $(ACr) = 0, (PC) \leftarrow (PC) + 1$	4800	OP CODE = BASE + r + disp	
LI	LOAD IMMEDIATE	$(ACr) \leftarrow disp$	4C00		r REGISTER 0000 AC0 0100 AC1
CAI	COMPLEMENT, ADD IMMEDIATE	$(ACr) \leftarrow \sim (ACr) + disp$	5000		0200 AC2
PUSH	PUSH ONTO STACK	$(STK) \leftarrow (ACr)$	4000		0300 AC3
PULL	PULL FROM STACK	$(ACr) \leftarrow (STK)$	4400		
XCHRS	EXCHANGE REGISTER AND STACK	$(STK) \leftarrow (ACr), (ACr) \leftarrow (STK)$	5400		

## 4. MEMORY REFERENCE



MNEMONIC	OPERATION	EQUATION	OP CODE BASE	BASE CODE MODIFIER	REMARKS
LD	LOAD DIRECT	$(ACr) \leftarrow (EA)$	8000	OP CODE = BASE + r + xr + disp	
LD	LOAD INDIRECT	$(ACr) \leftarrow ((EA))$	9000		r REGISTER 0000 AC0 0400 AC1
ST	STORE DIRECT	$(EA) \leftarrow (ACr)$	A000		0800 AC2
ST	STORE INDIRECT	$((EA)) \leftarrow (ACr)$	B000		0C00 AC3
ADD	ADD	$(ACr) \leftarrow (ACr) + (EA), OV, CY$	C000		
SUB	SUBTRACT	$(ACr) \leftarrow (ACr) + \sim (EA) + 1, OV, CY$	D000		xr ADDRESSING TECHNIQUE 0000 BASE SECTOR 0100 PC RELATIVE 0200 INDEXED-AC2 0300 INDEXED-AC3
SKG	SKIP IF GREATER	IF $(ACr) > (EA), (PC) \leftarrow (PC) + 1$	E000		
SKNE	SKIP IF NOT EQUAL	IF $(ACr) \neq (EA), (PC) \leftarrow (PC) + 1$	F000		
AND	LOGICAL AND	$(ACr) \leftarrow (ACr) \wedge (EA)$	6000		
OR	LOGICAL OR	$(ACr) \leftarrow (ACr) \vee (EA)$	6800		
SKAZ	SKIP IF AND IS ZERO	IF $(ACr) \wedge (EA) = 0, (PC) \leftarrow (PC) + 1$	7000		


## 5. MEMORY REFERENCE



MNEMONIC	OPERATION	EQUATION	OP CODE BASE	BASE CODE MODIFIER	REMARKS
JMP	JUMP DIRECT	$(PC) \leftarrow EA$	2000	OP CODE = BASE + xr + disp	
JMP	JUMP INDIRECT	$(PC) \leftarrow (EA)$	2400		xr ADDRESSING TECHNIQUE 0000 BASE SECTOR 0100 PC RELATIVE 0200 INDEXED-AC2 0300 INDEXED-AC3
JSR	JUMP SUBROUTINE DIRECT	$(STK) \leftarrow (PC), (PC) \leftarrow EA$	2800		
JSR	JUMP SUBROUTINE INDIRECT	$(STK) \leftarrow (PC), (PC) \leftarrow (EA)$	2C00		
ISZ	INCREMENT SKIP IF ZERO	$(EA) \leftarrow (EA) + 1, IF (EA) = 0, (PC) \leftarrow (PC) + 1$	7800		
DSZ	DECREMENT SKIP IF ZERO	$(EA) \leftarrow (EA) - 1, IF (EA) = 0, (PC) \leftarrow (PC) + 1$	7C00		

# BASIC INSTRUCTION SET


## 6. BRANCH ON CONDITION



MNEMONIC	OPERATION	EQUATION
BOC	BRANCH ON CONDITION	IF cc TRUE, (PC) ← (PC) + disp

OP CODE BASE	BASE CODE MODIFIER												REMARKS			
	cc	0000	0100	0200	0300	0400	0500	0600	0700							
1000	OP CODE = BASE + cc + disp	16L INT	16C INT	RO=0	RO>0	BIT0=1	BIT1=1	RO≠0	CPINT START	0A00	0B00	0C00	0D00	0E00	0F00	IN CY/OV, IF SELECT FLAG (SEL) IS SET, OVERFLOW IS TESTED; IF RESET, CARRY IS TESTED.
		16L STFL	16C STFL	INEN	INEN	CY/OV	RO<0	POA	SEL	USER	USER	USER	USER	USER	USER	

## 7. CONTROL FLAGS



MNEMONIC	OPERATION	EQUATION
SFLG PFLG	SET FLAG PULSE FLAG	FC SET, (AR) ← ctl FC PULSED, (AR) ← ctl

OP CODE BASE	BASE CODE MODIFIER															REMARKS
	FLAG	8	9	10	11	12	13	14	15							
0800 0880	OP CODE = BASE + fc + ctl	fc	0000	0100	0200	0300	0400	0500	0600	0700						CONTENTS OF AR ARE REPLACED BY ctl. FLAGS 0-7 USED BY PROCESSOR ONLY.

## 8. I/O AND MISCELLANEOUS



MNEMONIC	OPERATION	EQUATION
RIN ROUT JSRI RTS RTI PUSHF PULLF HALT	REGISTER IN REGISTER OUT JUMP TO SUBROUTINE IMPLIED RETURN FROM SUBROUTINE RETURN FROM INTERRUPT PUSH STATUS FLAGS ONTO STACK PULL STATUS FLAGS FROM STACK HALT	(AR) ← ctl + (AC3), (AC0) ← (IOREG) (AR) ← ctl + (AC3), (IOREG) ← (AC0) (STK) ← (PC), (PC) ← FF80 + ctl (PC) ← (STK) + ctl (PC) ← (STK) + ctl, INTEN ← 1 (STK) ← (STATUS FLAGS) (STATUS FLAGS) ← (STK)

OP CODE BASE	BASE CODE MODIFIER															REMARKS
	OP CODE = BASE + ctl															
0400 0600 0380 0200 0100 0080 0280 0000																CONTENTS OF AR ARE REPLACED BY ctl.



# INSTRUCTION SET (ALPHABETICAL ORDER)

Mnemonic and Assembler Format	OP Code Base	Execution Cycles	Memory Cycles		Command Type	Format Group
			Read	Write		
ADD REGISTER, ADDRESS [(xrt)]	C000	5	2	-	BASIC	4
AISZ REGISTER, IMMED	4800	4 OR 5	1	-	-	3
AND ACCUMULATOR, ADDRESS [(xrt)]	6000	5	2	-	-	4
BOC IMMED 4, SPADR	1000	4 OR 5	1	-	-	6
CAI REGISTER, IMMED	5000	3	1	-	-	3
CLRBIT IMMED 4	0730	15 TO 34	1	-	EXTENDED	10
CLRST IMMED 4	0710	17 TO 36	1	-	-	10
CMPBIT IMMED 4	0760	15 TO 34	1	-	-	10
DADD ADDRESS [(xrt)]	04A0	12	4	-	-	9
DIV ADDRESS [(xrt)]	0490	125 TO 159	3	-	-	9
DSUB ADDRESS [(xrt)]	04B0	12	4	-	BASIC	9
DSZ ADDRESS [(xrt)]	7C00	8 OR 9	2	1	-	5
HALT	0000	-	1	-	-	8
ISCAN	0510	9 TO 80	1	-	EXTENDED	10
ISZ	7800	7 OR 8	2	1	BASIC	5
JINT ADDRESS [(xrt)]	0520	7	2	-	EXTENDED	10
JMP @ ADDRESS [(xrt)]	2000	3	1	-	BASIC	5
JMPP IMMED 4	2400	5	2	-	EXTENDED	5
JMP @ ADDRESS [(xrt)]	0500	7	3	-	EXTENDED	10
JMPP IMMED 4	2800	4	1	-	BASIC	5
JSR ADDRESS [(xrt)]	2C00	6	2	-	-	5
JSRI ADDRESS	0380	4	1	-	EXTENDED	8
JSRIP +IMMED	0300	8	3	-	EXTENDED	11
LD REGISTER, ADDRESS [(xrt)]	8000	5	2	-	BASIC	4
LD REGISTER, @ ADDRESS [(xrt)]	9000	5	3	-	-	4
LI REGISTER, IMMED	4C00	3	1	-	-	3
LLB/LRB/LDB ADDRESS [(xrt)]	04C0	20 (LEFT) 12 (RIGHT)	4	-	EXTENDED	9
MPY ADDRESS [(xrt)]	0480	106 TO 122	3	-	-	9
NOP	3081	6	1	-	BASIC	1
OR	6800	5	2	-	-	4
ACCUMULATOR, ADDRESS [(xrt)]	0880	4	1	-	-	7
IMMED 3, (+IMMED) REGISTER	4400	3	1	-	-	3
PULL	0280	5	1	-	-	8
PULLF	4000	3	1	-	-	3
PUSH REGISTER	0080	4	1	-	-	8
PUSHF	3000	3	1	-	-	1
RADD SOURCE REGISTER, DESTINATION REGISTER	3083	6	1	-	-	1
RAND SOURCE REGISTER, DESTINATION REGISTER	3081	7	1	-	-	1
RCPY SOURCE REGISTER, DESTINATION REGISTER	0400	6	1	-	-	1
RIN +IMMED	5800	7	1	-	-	8
ROL/ROR REGISTER, IMMED	0600	4 + 3K	1	-	-	2
ROUT +IMMED	0100	7	1	-	-	8
RTI (+IMMED)	0200	5	1	-	-	8
RTS (+IMMED)	3080	4	1	-	-	8
RXCH SOURCE REGISTER, DESTINATION REGISTER	3082	8	1	-	-	1
RXOR SOURCE REGISTER, DESTINATION REGISTER	0720	6	1	-	EXTENDED	10
SETBIT IMMED 4	0700	15 TO 34	1	-	-	10
SETST IMMED 4	0800	17 TO 36	1	-	-	10
SFLG IMMED 3, (+IMMED)	5C00	4	1	-	BASIC	7
SHL/SHR REGISTER, IMMED	7000	4 + 3K	2	-	-	2
SKAZ ACCUMULATOR, ADDRESS [(xrt)]	0750	6 OR 7	2	-	-	4
SKBIT IMMED 4	E000	19 TO 39	1	-	EXTENDED	10
SKG REGISTER, ADDRESS [(xrt)]	F000	8 OR 9	2	-	BASIC	4
SKNE REGISTER, ADDRESS [(xrt)]	0740	6	2	-	EXTENDED	4
SKSTF IMMED 4	04C0	19 TO 39	1	-	EXTENDED	10
SLB/SRB/STB ADDRESS [(xrt)]	A000	24 (LEFT) 17 (RIGHT)	4	1	-	9
ST REGISTER, ADDRESS [(xrt)]	B000	6	1	-	-	4
ST REGISTER, @ ADDRESS [(xrt)]	D000	8	2	-	-	4
SUB REGISTER, ADDRESS [(xrt)]	5400	5	2	-	BASIC	4
XCHRS REGISTER		5	1	-	-	3

# ASCII/HEX CONVERSION TABLE

CHARACTER	7-BIT HEX NO.	CHARACTER	7-BIT HEX NO.	CHARACTER	7-BIT HEX NO.	CHARACTER	7-BIT HEX NO.
NUL	00	!	21	B	42	c	63
SOH	01	"	22	C	43	d	64
STX	02	#	23	D	44	e	65
ETX	03	\$	24	E	45	f	66
EOT	04	%	25	F	46	g	67
ENQ	05	&	26	G	47	h	68
ACK	06	'	27	H	48	i	69
BEL	07	(	28	I	49	j	6A
BS	08	)	29	J	4A	k	6B
HT	09	*	2A	K	4B	l	6C
LF	0A	+	2B	L	4C	m	6D
VT	0B	,	2C	M	4D	n	6E
FF	0C	-	2D	N	4E	o	6F
CR	0D	.	2E	O	4F	p	70
SO	0E	/	2F	P	50	q	71
SI	0F	0	30	Q	51	r	72
DLE	10	1	31	R	52	s	73
DC1	11	2	32	S	53	t	74
DC2	12	3	33	T	54	u	75
DC3	13	4	34	U	55	v	76
DC4	14	5	35	V	56	w	77
NAK	15	6	36	W	57	x	78
SYN	16	7	37	X	58	y	79
ETB	17	8	38	Y	59	z	7A
CAN	18	9	39	Z	5A		7B
EM	19	:	3A	[	5B		7C
SUB	1A	;	3B	\	5C	ALT	7D
ESC	1B	<	3C	]	5D	ESC	7E
FS	1C	=	3D	↑	5E	DEL, RUBOUT	7F
GS	1D	>	3E	←	5F		
RS	1E	?	3F	,	60		
US	1F	@	40	a	61		
SP	20	A	41	b	62		

497 8516

CHARACTER	DEFINITION	CHARACTER	DEFINITION
NUL	NULL	SO	SHIFT OUT
SOH	START OF HEADING; ALSO START OF MESSAGE	SI	SHIFT IN
STX	START OF TEXT; ALSO EOA, END OF ADDRESS	DLE	DATA LINK ESCAPE
ETX	END OF TEXT; ALSO EOM, END OF MESSAGE	DC1	DEVICE CONTROL 1
EOT	END OF TRANSMISSION (END)	DC2	DEVICE CONTROL 2
ENQ	ENQUIRY (ENQRY); ALSO WRU	DC3	DEVICE CONTROL 3
ACK	ACKNOWLEDGE. ALSO RU	DC4	DEVICE CONTROL 4
BEL	RINGS THE BELL	NAK	NEGATIVE ACKNOWLEDGE
BS	BACKSPACE	SYN	SYNCHRONOUS IDLE (SYNC)
HT	HORIZONTAL TAB	ETB	END OF TRANSMISSION BLOCK
LF	LINE FEED OR LINE SPACE (NEW LINE): ADVANCES PAPER TO NEXT LINE	CAN	CANCEL (CANCL)
	BEGINNING OF LINE	EM	END OF MEDIUM
VT	VERTICAL TAB (VTAB)	SUB	SUBSTITUTE
FF	FORM FEED TO TOP OF NEXT PAGE (PAGE)	ESC	ESCAPE. PREFIX
CR	CARRIAGE RETURN TO	FS	FILE SEPARATOR
		GS	GROUP SEPARATOR
		RS	RECORD SEPARATOR
		US	UNIT SEPARATOR
		SP	SPACE