

INTEL CORPORATION, 3065 Bowers Avenue, Santa Clara, California 95051 • [408] 246-7501

# MICRO COMPUTER SET

USERS MANUAL

FEBRUARY 1973

REV 4

© lotal 1972

# MCS-4

### FOUR-BIT PARALLEL MICRO COMPUTER SET

#### **Features**

- Microprogrammable General Purpose Computer Set
- 4-Bit Parallel CPU With 45 Instructions
- Instruction Set Includes Conditional Branching, Jump to Subroutine and Indirect Fetching
- Binary and Decimal Arithmetic Modes
- Addition of Two 8-Digit Numbers in 850 Microseconds

- 2-Phase Dynamic Operation
- 10.8 Microsecond Instruction Cycle
- CPU Directly Compatible With MCS-4 ROMs and RAMs
- Easy Expansion One CPU can Directly Drive up to 32,768 Bits of ROM and up to 5120 Bits of RAM
- Unlimited Number of Output Lines
- Packaged in 16-Pin Dual In-Line Configuration

MCS-4 CAPABILITIES ARE EXPANDED BY THE ADDITION OF THE 4008/4009, THE STANDARD MEMORY AND I/O INTERFACE SET.

#### **Expanded Features**


- Directly Compatible With 4004 CPU
- Interface 1702A PROMs Directly to 4004 CPU -- Completely Eliminates TTL Interface
- Permits Program Storage in Alterable Memory
- Execute MCS-4 Programs from any Mix of Standard Intel PROMs, ROMs and RAMs
- Expanded I/O Po. \* Capability

- Each Port May be Both Input and Output -- Up to 16 4-bit Input Ports and 16 4-bit Output Ports
- Number of I/O Ports is Independent of the Size of the Program Memory
- I/O Ports and Control Lines are TTL Compatible
- New Instruction WPM (Write Program Memory) is Used for Loading Alterable Program Storage (RAM)

#### **CONTENTS**

|              |  | Pag  |
|--------------|--|------|
| I.           | Introduction   |      |
|              | A. General Discussion  B. Applications for the MCS-4 Micro Computer Set                    | . 2  |
|              | C. Features of the MCS-4   |      |
| II.          | MCS-4 System Description   | . 4  |
|              | A. General Description   | . 4  |
|              | B. Basic System Operation C. MCS-4 Logic Definitions                                       |      |
|              | D. Basic System Timing   |      |
| III.         | 4 Bit Central Processor Unit (CPU) — 4004  | . 7  |
|              | A. Description B. CPU Instruction Set Format, Index Register Organization and              |      |
|              | Operation of the Address Register and Command Lines  |      |
|              | 1. Instruction Set Format  |      |
|              | 3. Operation of the Address Register 4. Operation of the Command Lines and the SRC Command |      |
|              | 4. Operation of the Command Lines and the SRC Command                                      | . 13 |
| 157          | C. Basic Instruction Set   |      |
| IV.          | 4001-256 x 8 Mask Programmable ROM and 4 Bit I/O Port                                      |      |
| V.           | 4002-320 Bit RAM and 4 Bit Output Port   |      |
| VI.          | 4003-10 Bit Serial In/Parallel-Out, Serial Out Shift Register                              |      |
| VII.         | Detailed Instruction Repertoire of the MCS-4   |      |
|              | A. Instruction Format  |      |
|              | B. Symbols and Abbreviations C. Format for Describing Each Instruction                     |      |
|              | D. One-word Machine Instructions   |      |
|              | E. Two-word Machine Instructions   |      |
|              | F. Input/Output and RAM Instructions   |      |
| <i>/</i> 111 | An Introduction to Programming the MCS-4   |      |
| VIII.        |  |      |
| IX.          | Programming Examples   |      |
|              | A. MCS-4 Program Routine Format Notes  B. 16-Digit Decimal Addition Routine                |      |
|              | C. BCD to Binary Conversion  |      |
|              | D. A-D Converter Using DAC with MCS-4  |      |
| X.           | E. MCS-4 Software and Firmware Library  Interface Design for the MCS-4 System              |      |
| ^.           | A. General Discussion  |      |
|              | B. Keyboards   |      |
|              | C. Display   | . 53 |
|              | D. Teletype Interface  |      |
| XI.          | SIM4-01/SIM4-02 Prototyping System   |      |
|              | A. General System Description  |      |
|              | B. SIM4-01/SIM4-02 Specifications C. MCS-4 Standard Memory and Interface Set (4008/4009)   |      |
|              | D. SIM4-01 Prototype System  | . 64 |
|              | E. SIM4-02 Prototype System  | . 70 |
| XII.         | Sample Sixteen Digit Decimal Addition Program (Intel ROM Program Number A0700)             |      |
| XIII.        | MCS-4 PROM Programming System  |      |
|              | A. General System Description and Operating Instructions B. MP7-03 Programming System      | . 89 |
| XIV.         | MCS-4 Evaluation Kit Using the 4001-0009   | . 96 |
| XV.          | Appendices   | 102  |
|              | A. Electrical Characteristics of the MCS-4   |      |
|              | B. System Applications of the 4008/4009  |      |
|              | D. Teletype Modifications for SIM4-01/SIM4-02  |      |
|              | E. System Interface and Control Modules - MCB4-10/MCB4-20                                  | 121  |
|              | F. SIM4 Hardware Assembler for SIM4-01 or SIM4-02 G. SIM4 Hardware Simulator               |      |
|              | H. MCS-4 Fortran Assembler/Simulator Software Package                                      |      |
|              | I. MCS-4 Programming Examples  |      |
| XVI.         | Ordering Information   | 172  |
|              | A. Sales Offices   |      |
|              | B. Distributors  |      |
|              | C. Ordering Information/Packaging Information  | 1/4  |

NOTICE: The circuits contained herein are suggested applications only. Intel Corporation makes no warranties whatsoever with respect to the completeness, accuracy, patent or copyright status, or applicability of the circuits to a user's requirements. The user is cautioned to check these circuits for applicability to his specific situation prior to use. The user is further cautioned that in the event a patent or copyright claim is made against him as a result of the use of these circuits, Intel shall have no liability to user with respect to any such claim.



4004 Photomicrograph With Pin Designations

#### INTRODUCTION — THE ALTERNATIVE TO RANDOM LOGIC SYSTEMS

#### A. General Discussion

Since its inception, digital computer applications have evolved from calculation through data processing and into control. The development of the minicomputer has vastly increased the scope of computer usage. In particular, the use of minicomputers in dedicated applications has had a profound effect on systems design.

Many engineers have found having a minicomputer at the heart of a system offers significant advantages. Minicomputer systems are more flexible, can be easily personalized for a particular customer's requirements, and can be more easily changed or updated than fixed-logic design systems. For most designers, the programming of a minicomputer is a much easier and more straightforward procedure than designing a controller with random logic.

Unfortunately, the size and cost of even the smallest minicomputer has limited its use to relatively large and costly systems. This has resulted in many smaller systems being implemented with complicated random logic. INTEL NOW OFFERS ANOTHER ALTERNATIVE. . . THE MCS-4 MICRO COMPUTER SET.

This new concept in LSI technology makes the power of a general purpose computer available to almost every logic designer and represents a strong attack on the dependency of systems manufacturers on complicated random logic systems. This component computer from Intel can provide the same arithmetic, control and computing functions of a minicomputer in as few as two 16 pin DIP's and costs nearly 2 orders of magnitude less.

The set is not designed to compete with the minicomputer, but rather to extend the power of the concept into new ranges of applications. For example, many systems now built of SSI and MSI TTL can now be implemented with a totally self-contained system built around this set of devices.

Heart of each system is a single chip central processor unit (CPU) which performs all control and data processing functions. Auxiliary to the CPU are ROM's which store microprograms and data tables; RAM's which store data and instructions, and Shift Registers which can expand the I/O capacity of the system. The MCS-4 system communicates with circuits and devices outside the family through "ports" provided on each RAM and ROM.

A system using this set of devices will usually consist of one CPU, from one to 16 ROM's, up to 16 RAM's and an arbitrary number of SR's. A minimum system could be designed with just one CPU and one ROM. With these components, you can build distributed computers, dedicated computers, or personalized computers and utilize the almost infinite combinations of microprogramming. The designer buys standard devices, and with microprogramming of the ROM fulfills his own unique circuit requirements.

The three major advantages of Intel microcomputers:

Great system flexibility, with easy program changes, ability to expand or shrink the system, and small size and low power.

Expediency of design, because ROM programming is easier than random circuit design, system checkout is easier using electrically programmable and erasable ROM's, and ability to insert new microprograms helps prevent system obsolescence.

Manufacturing economies come from simple DIP package design, automatic insertion, lower labor costs, lower inventory of parts and boards.

When designing with random logic (logic gates, flip flops, etc.), the designer will usually start with a description of the desired function and attempt to wire counters, gates, etc. to achieve this function. Switches, displays, etc. are also connected to the logic. To correct errors or make changes in a design usually requires significant changes in wiring, often requiring that circuit boards be scrapped and replaced by new ones.

To do the same design with the MCS-4 Micro Computer Set, the designer again starts with the functional description. However, he implements these functions by encoding suitable sequences of instructions in ROM. The MCS-4 instruction set is quite complete and allows a wide variety of functions to be performed: decimal or binary arithmetic, counting, decisions, table-lookup, etc. Switches, displays, etc. are connected to the system via the input and output ports.

As a result of this organization, almost the entire logic, the entire "personality" of the machine is determined by the instructions in ROM. Very significant modifications of machine characteristics can be made by changing or adding ROM's without making any changes in wiring or circuit boards.

Thus the set offers tremendous flexibility of design and allows the user to have many of the desirable features of a custom MOS LSI design—small package count, a set of components which is uniquely his own (for each user's program routines are his proprietary property)—and yet have none of the disadvantages of long development cycle, high development costs, etc. The short design cycle and flexibility associated with ROM programming allows much more rapid response to market demands than is possible with custom LSI and thus provides insurance against obsolescence.

#### B. Applications for the MCS-4 Micro Computer Set

Heart of the MCS-4 micro computer set is the 4004 CPU. This device has a powerful and versatile instruction set which allows the system to perform a wide variety of arithmetic, control and decision functions. The microprograms stored in the ROM devices give the designer the power of designing custom computers with standard components. You can

use the MCS-4 almost anywhere. Here are a few examples:

Control Functions - Because of low initial cost and flexibility of programming, the MCS-4 can be used in place of random logic in systems such as those in process control, numeric controls, elevator controls, highway and rail traffic controls. By changing ROM microprograms the whole system can easily be modified and updated.

<u>Computer Peripherals</u> - The system can be conveniently used in peripheral equipment to control displays, keyboards, printers, readers, plotters and to give intelligence to terminals.

Computing Systems - The MCS-4 system is ideally suited for such devices as billing machines, cash registers, point of sale terminals and accounting machines. For example, the adding of two 8-digit numbers can be done in 850 microseconds. In addition, the MCS-4 can be efficiently used to decentralize central computer functions.

Other Applications - The elements of the MCS-4 have many applications within transportation, automotive, medical electronics and test systems, where inexpensive dedicated computers can improve system performance.

#### C. Features of the MCS-4

- 4-bit parallel CPU with 45 instructions
- Decimal and binary arithmetic modes
- 10.8 µs instruction cycle
- Addition of Two 8-digit numbers in 850 usec.
- Sixteen 4-bit general purpose registers
- Nesting of subroutines up to 3 levels
- Instruction Set includes conditional branching, jump to subroutine, and indirect fetching
- 2-phase dynamic operation
- Synchronous operation with memories
- Direct compatibility with 4001, 4002 and 4003
- No interface circuitry to memory and I/O required
- Directly drives up to: 4K by 8 ROM (16 4001's)

1280 by 4 RAM (16 4002's) 128 I/O lines (without 4003)

Unlimited I/O (with 4003's)

- Memory capacity expandable through bank switching
- 16-pin DIP package
- P-channel Silicon Gate MOS
- Minimum system: CPU and one ROM

#### II. MCS-4 SYSTEM DESCRIPTION

#### A. General Description

Each MCS-4 circuit constitues a basic standard building block which allows the design of many different types of systems which can be fabricated using the same parts. The only custom part is the ROM chip which will store a microprogram defined by the user and requires a metal mask option for each new program.

The MCS-4 micro computer set consists of the following 4 chips, each packaged in a 16 pin DIP package:

- (1) A Central Processor Unit Chip -CPU 4004
- (2) A Read Only Memory Chip ROM 4001
- (3) A Random Access Memory Chip RAM 4002
- (4) A Shift Register Chip SR 4003

The CPU contains the control unit and the arithmetic unit of a general purpose microprogrammable computer. The ROM stores microprograms and data tables, the RAM stores data and instructions, and the Shift Register is used in conjunction with I/O devices to effectively increase the number of I/O lines.

The MCS-4 set has been designed for optimum interfaceability; the CPU communicates with the RAM's and ROM's by means of a 4-line data bus ( $D_0$ ,  $D_1$ ,  $D_2$ ,  $D_3$ ). This single data bus is used for all information flow between the chips except for control signals which are sent to RAM and ROM over 5 additional lines. One CPU controls up to 16 ROM's (4K x 8 words), 16 RAM's (1280 x 4 words), and 128 I/O lines without requiring any interface circuit. With the addition of few gates up to 48 ROMS & RAMS combined and 192 I/O lines can be controlled by one CPU.

The I/O function, although different from the ROM and RAM functions, is physically located in the ROM and RAM chips. Each 4001 and 4002 has 4 I/O lines for communication with I/O devices.

- 4001-ROM The 4001 is a 2048 Bit metal mask programmable ROM providing custom microprogramming capability for the MCS-4 micro computer set. Each chip is organized as 256 x 8 bit words which can be used for storing programs or data tables. Each chip also has a 4 bit input-output (I/O) port which is used to route information to and from the data bus lines in and out of the system.
- 4002-RAM The 4002 performs two functions. As a RAM it stores 320 bits arranged as 4 registers of twenty 4-bit characters each. As a vehicle of communication with peripheral devices, it is provided with 4 output lines and associated control logic to perform output operations.
- The 4003 is a 10 bit Serial-in/parallel-out, serial-out shift register. Its function is to increase the number of output lines to interface with I/O devices such as keyboards, displays, printers, teletypewriters, switches, readers, A-D converters, etc.

4004-CPU - The 4004 is a central processor unit designed to work in conjunction with the other members of the MCS-4 micro computer set to form a completely self-contained system. The CPU communicates with the other members of the set through a four line data bus and with the peripheral devices through the RAM, ROM or SR I/O ports. The CPU chip contains 5 command control lines, four of which are used to control the RAM chips (each line can control up to 4 RAM chips for a total system capacity of 16 RAM's) and one which is used to control a bank of up to 16 ROM's.




Figure 1. MCS-4 System Interconnection

#### B. Basic System Operation

The MCS-4 uses a 10.8  $\mu$ sec instruction cycle. The CPU (4004) generates a synchronizing signal (SYNC), indicating the start of an instruction cycle, and sends it to the ROM's (4001) and RAM's (4002).

Basic instruction execution requires 8 or 16 cycles of a 750 kHz clock. In a typical sequence, the CPU sends 12 bits of address (in three 4 bit bytes on the data bus) to the ROM's in the first three cycles  $(A_1, A_2, A_3)$ . This address selects 1 out of 16 chips and 1 out of 256 8-bit words in that chip. The selected ROM chip sends back 8 bits of instruction (OPR, OPA) to the CPU in the next two cycles  $(M_1, M_2)$ . This instruction is sent over the 4 line data bus in two 4 bit bytes. The instruction is then interpreted and executed in the final three cycles  $(X_1, X_2, X_3)$ . (See Figure 2)

When an I/O instruction is received from the ROM, data is transferred to or from the CPU accumulator on the four ROM I/O lines during  $\rm X_2$  time.

A set of four RAM's is controlled by one of four command control lines from the CPU. The address of a RAM chip, register and character is stored in two index registers in the CPU and is transferred to the RAM during  $\mathbf{X}_2$ ,  $\mathbf{X}_3$  time when a RAM instruction is executed. When the RAM output instruction is received by the CPU, the content of the CPU accumulator is transferred to the four RAM output lines.

The CPU, RAM's and ROM's can be controlled by an external RESET line. While RESET is activated the contents of the registers and flip-flops are cleared. After RESET, the CPU will start from address 0 and CM-RAM is selected.

The interconnection of the MCS-4 system is shown in Figure 1. An expanded configureation is shown. The minimum system configuration consists of one CPU (4004) and one ROM (4001).

#### C. MCS-4 Logic Definitions

The MCS-4 devices operate with negative Logic. Logic "1" is defined as the low voltage (negative voltage) Level and Logic "0" is defined as the high voltage Level ( $V_{\rm SS}$ ). This definition will be used throughout the manual.

#### D. Basic System Timing

For the correct operation of the system two non-overlapping clock phases -  $\emptyset_1$ ,  $\emptyset_2$  - must be externally supplied to the 4001, 4002 and 4004.(1) The 4004 will generate a SYNC signal every 8 clock periods and will send it to the 4001's and 4002's. The SYNC signal marks the beginning of each instruction cycle. The 4001's and 4002's will then generate internal timing using SYNC and  $\emptyset_1$ ,  $\emptyset_2$ .

<sup>(1)</sup> The 4003 is a static shift register and does not use these two clocks for its operation.




Figure 2. MCS-4 Basic Instruction Cycle

Figure 2 shows how a basic instruction cycle is subdivided and what the activity is on the data bus during each clock period. Each data bus output buffer has three possible states: "1", "0" and floating. At a given time, only 1 output buffer is allowed to drive a data line, therefore all the other buffers must be in a floating condition. However, more than 1 input buffer per data line can receive data at the same time.

#### III 4 BIT CENTRAL PROCESSOR UNIT (CPU) - 4004

#### A. Description

The 4004 block diagram shown in Figure 3 contains the following functional blocks:

- (1) Address register (program counter and stack organizaed as 4 words of 12 bits each) and address incrementer.
- (2) Index register (64 bits organized as 16 words of 4 bits each.
- (3) 4-bit adder.
- (4) Instruction register (8 bits wide), decoder and control.
- (5) Peripheral circuitry.

The functional blocks communicate internally through a 4-line bus and are shown in Figure 3. The function and composition of each block is as follows:

#### 1. Address Register (Program counter & Stack) & Address Incrementer

The address register is a dynamic RAM cell array of 4 x 12 bits. It contains one level used to store the instruction address (program counter) and 3 levels used as a stack for subroutine calls. The stack address is provided by the effective address counter and by the refresh counter, and it is multiplexed to the decoder.

The address when read is stored in an address buffer and is demultiplexed to the internal bus during A<sub>1</sub>, A<sub>2</sub>, and A<sub>3</sub> in three 4-bit slices (see Figure 2 for basic instruction cycle). The address is incremented by a 4-bit carry look-ahead circuit (address incrementer) after each 4-bit slice is sent out on the data bus. The incremented address is transferred back to the address buffer and finally written back into the address register.




Figure 3. 4004 CPU Block Diagram

#### 2. Index Register

The index register is a dynamic RAM cell array of 16 x 4 bits and has two modes of operation. In one mode of operation the index register provides 16 directly addressable storage locations for intermediate computation and control. In the second mode, the index register provides 8 pairs of addressable storage locations for addressing RAM and ROM as well as for storing data fetched from ROM.

The index register address is provided by the internal bus and by the refresh counter and is multiplexed to the index register decoder.

The content of the index register is transferred to the internal bus through a multiplexer. Writing into the register is accomplished by transferring the content of the internal bus into a temporary register and then to the index register.

#### 3. 4-Bit Adder

The 4-bit adder is of the ripple-through carry type. One term of the addition comes from the "ADB" register which communicates with the internal bus on one side and can transfer data or data to the adder. The other term of the addition comes from the accumulator and carry flip-flop. Both data and data can be transferred. The output of the adder is transferred to the accumulator and carry FF. The accumulator is provided with a shifter to implement rotate right and rotate left instructions. The accumulator also communicates with the command control register, special ROM's, the condition flip-flop and the internal bus. The command control register holds a 3-bit code used for CM-RAM line switching. The special ROM's perform a code conversion for DAA (decimal adjust accumulator) and KBP (Keyboard Process) instructions. The special ROM's also communicate with the internal bus. The condition logic senses ADD = 0 and ACC = 0 conditions, the state of the carry FF, and the state of an external signal (TEST) to implement JCN (jump on condition) and ISZ (increment index register skip if zero) instructions.

#### 4. Instruction Register Decoder and Control

The instruction register (consisting of the OPR Register and OPA Register each 4 bits wide) is loaded with the contents of the internal bus (at M<sub>1</sub> and M<sub>2</sub> time in the instruction cycle) through a multiplexer and holds the instruction fetched from ROM. The instructions are decoded in the instruction decoder and appropriately gated with timing signals to provide the control signals for the various functional blocks. A double cycle FF is set from any one of 5 double-length instructions. Double-length instructions are instructions whose OP-code is 16 bits wide (instead of 8 bits) and that require two system cycles (16 clock cycles) for their execution. Double length instructions are stored in two successive locations in ROM. A condition FF controls JCN and ISZ instructions and is set by the condition logic. The state of an external pin "test" can control one of the conditions in the JCN instruction.

#### 5. Peripheral Circuitry

This includes:

- a. The data bus input-output buffers communicating between data pads and internal bus.
- b. Timing and SYNC generator.
- c. 1 ROM command control (CM-ROM) and the 4 RAM command control (CM-RAM,) output buffers.
- d. Reset flip-flop.

During reset (Reset pin low), all RAM's and static FF's are cleared, and the data bus is set to "O". After reset, program control will start from "O" step and CM-RAM is selected. To completely clear all registers and RAM locations in the CPU the reset signal must be applied for at least 8 full instruction cycles (64 clock cycles) to allow the index register refresh counter to scan all locations in memory. (256 clock cycles for the 4002 RAM).

#### 6. <u>Instruction Repertoire</u>

The instruction repertoire of the 4004 consists of:

- a. 16 machine instructions (5 of which are double length)
- b. 14 accumulator group instructions
- c. 15 input/output and RAM instructions

The instruction set and its format will be briefly described in the next section. Section VII will then describe each instruction in detail.

B. CPU Instruction Set Format, Index Register Organization, and Operation of the Address Register and Command Lines

#### Instruction Set Format

#### a. Machine Instructions

- 1-word instructions 8 bits wide and requiring 8 clock periods (1 instruction cycle)
- 2-word instructions -16 bits wide and requiring 16 clock periods (2 instruction cycles) for execution

A 1-word instruction occupies one location in ROM (each location can hold one 8-bit word) and a 2-word instruction occupies two successive locations in ROM. Each instruction word is divided into two 4-bit fields. The upper 4 bits is called the OPR and contains the operation code. The lower 4 bits is called the OPA and contains the modifier. For a single word machine instruction the operation code (OPR) contains the code of the operation that is to be performed (add, subtract, load, etc.). The modifier (OPA) contains one of 4 things:

- (1) A register address
- (2) A register pair address
- (3) 4 bits of data
- (4) An instruction modifier

For a 2-word machine instruction the 1st word is similar to a 1-word instruction, however, the modifier (OPA) contains one of 4 things:

- (1) A register address
- (2) A register pair address
- (3) The upper portion of another ROM address
- (4) A condition for jumping




Table I - Machine Instruction Format

The 2nd word contains either the middle portion (in OPR) and lower portion (in OPA) of another ROM address or 8 bits of data (the upper 4 bits in OPR and the lower 4 bits in OPA).

The upper 4 bits of instruction (OPR) will always be fetched before the lower 4 bits of instruction (OPA) during  $M_1$  and  $M_2$  times respectively. Table I illustrates the contents of each 4-bit field in the machine instructions.

## b. Input/Output & RAM Instructions and Accumulator Group Instructions

In these instructions (which are all single word) the OPR contains a 4-bit code which identifies either the I/O instruction or the accumulator group instruction and the OPA contains a 4-bit code which identifies the operation to be performed. Table II illustrates the contents of each 4-bit field.




Table II - I/O and Accumulator Group Instruction Formats

#### 2. Index Register Organization

The index register can be addressed in two modes

- a. By specifying 1 out of 16 possible locations with an OPA code of the form  ${\tt RRRR}^{(1)}$  (See Table III).
- b. By specifying 1 out of 8 pairs with an OPA code of the form  $RRRX^{(2)}$  (See Table III).

When the index register is used as a pair register, the even number register (RRRO) is used as the location of the middle address or the upper data fetched from the ROM, the odd number register (RRR1) is used as the location of the lower address or the lower data fetched from the ROM.




Table III - Index Register Organization

#### Operation of the Address Register (Program Counter and Stack)

The address register contains four 12-bit registers; one register is used as the program counter and stores the instruction address. the other 3 registers make up the push down stack.

Initially any one of the 4 registers can be used as the program counter to store the instruction address. In a typical sequence the program counter is incremented by 1 after the last address is sent out. This new address then becomes the effective address. If a JMS (Jump to Subroutine) instruction is received by the CPU, the program control is transferred to the address called out in JMS instruction. This address is stored in the register just above the old program counter which now saves the address of the next instruction to be executed following the last JMS. (3) This return address becomes the effective address following the BBL(Branch back and load) instruction at the end of the subroutine.

<sup>(1)</sup> In this case the instruction is executed on the 4-bit content addressed by RRRR.

<sup>(2)</sup> In this case the instruction is executed on the 8-bit content addressed by RRRX, where X is specified for each instruction.

<sup>(3)</sup> Since the JMS instruction is a 2-word instruction the old effective address is incremented by 2 to correctly give the address of the next instruction to be executed after the return from JMS.




Table IV - Operation of the Address Register on a Jump to Subroutine Instruction

In summary, then, a JMS instruction pushes the program counter up one level and a BBL instruction pushes the program counter down one level. Since there are 3 registers in the push down stack, 3 return addresses may be saved. If a fourth JMS occurs, the deepest return address (the first one stored) is lost.

Table IV shows the operation of the address stack.

#### 4. Operation of The Command Lines and the SRC Command

The CPU command lines (CM-ROM, CM-RAM $_{\rm i}$ ) are used to control the ROM's and RAM's by indicating to them how to interpret the data bus content at any given time.

The command lines allow the implementation of RAM bank, chip, register and character addressing, ROM chip addressing, as well as activating the instruction control in each ROM and RAM chip at the time the CPU receives an I/O and RAM group instruction.

In a typical system configuration the CM-ROM line can control up to sixteen 4001's and each CM-RAM $_{1}$  line can control up to four 4002's.

Each CM-RAM<sub>i</sub> line can be selected by the execution of the DCL (Designate Command Line) instruction. The CM-ROM line, however, is always enabled. (1)

<sup>(1)</sup> If the number of ROM's in the system needs to be more than 16, external circuitry can be used to route CM-ROM to two ROM banks. The same comment applies to the CM-RAM; lines if more than 16 RAM's need to be used.

For the execution of an I/O and RAM group instruction the following steps are necessary:

- (1) The appropriate command line must be selected (by DCL)
- (2) The ROM chip and RAM chip, register and character must be selected using the SRC (Send Register Control) instruction.
- (3) An I/O and RAM instruction must be fetched (WRM, RDM, WRR, . . . .)




Figure 4. Operation of the Command Control Lines

Following is a detailed explanation of each step.

- (1) Prior to execution of the DCL instruction the desired  ${\rm CM-RAM}_{\dot{1}}$  code must be stored in the accumulator (for example through an LDM instruction).
- (2) During DCL the CM-RAM<sub>i</sub> code is transferred from the accumulator to the command control register in the CPU. One CM-RAM<sub>i</sub> line is then activated (selecting one RAM bank) during the next instruction which would be an SRC.

The CM-RAM<sub>i</sub> code remains in the command control register until a new DCL instruction is received. Each time a new SRC instruction is executed it will operate on the same RAM bank. This allows all RAM and I/O instructions to be executed within the same RAM bank without the necessity of executing another DCL instruction each time. DCL does not affect CM-ROM. Only the RAM on the designated command line will latch the SRC.

If up to 4 RAM chips are used in a system, it is convenient to arrange them in a bank controlled by  $CM-RAM_O$ . This is because  $CM-RAM_O$  is automatically selected after the application of at least one RESET (usually at start-up time.) In this case DCL is unnecessary and Step 1 & 2 are omitted).

The SRC instruction specified an index register pair in the CPU, whose content is an 8-bit address (this 8-bit address has previously been stored in the register pair) used to select a RAM chip, register and character and a ROM chip. This address is sent to the data bus during X2 and X3 time of the SRC instruction cycle. At X2 time the CM-ROM line and the selected CM-RAM; line are in a logic true state to indicate which bank of RAMs and ROMs are to respond to the 8-bit address that is now on the data bus. The 8-bit address is interpreted in the following way:

by the ROM's and Ine first 4-bits (X2 time) select one chip out of 16; a flip-flop is set in the selected chip.

b) The second 4-bits (X3 time) are ignored.

a) The first four bits sent out at X2 time select one out of four chips and one out of four registers. The two higher order bits (D3, D2) select the chip and the two lower order bits (D1, D0) select the register.

by the RAM's

b) The second 4-bits (X3 time) select one 4-bit character out of 16; The address is stored in the address register of

the selected chip.

(See Section V for a detailed description of the RAM chip)

(4) At this time one ROM chip and one RAM chip, register and character, have been selected. If the CPU fetches an I/O and RAM instruction, it will cause the CM-ROM and the selected CM-RAM; line to be logical true at M2 time. This allows the previously selected ROM's and RAM's to receive the modifier of the instruction. The selected ROM and RAM will decode the instruction (as well as the CPU) and appropriately execute it during the execution time of the same instruction cycle.

It should be added that the CM-ROM and the selected CM-RAM $_{
m i}$ lines are always in a logical true state at A3 time of any instruction cycle.

CM-ROM equals "1" at A3 time indicates to ROM's that the code at A3 time is the chip number of a ROM within their bank. This feature allows the user to expand the system to more than 16 ROM chips.

 ${
m CM-RAM_{\mbox{\scriptsize i}}}$  equals "1" at A3 time has no meaning for the RAM chips, however, it could be meaningful if ROM's and RAM's were controlled by a CM-RAMi line.

Figure 4 summarizes the operation of the command lines in the various instruction cycles.

#### C. Basic Instruction Set

Table V shows the basic instruction set of the 4004 (CPU). Section VII will describe each instruction in detail.

[Those instructions preceded by an asterisk (\*) are 2 word instructions that occupy 2 successive locations in ROM]

MACHINE INSTRUCTIONS (Logic 1 = Low Voltage = Negative Voltage; Logic 0 = High Voltage = Ground)

| MNEMONIC | OPR<br>D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub>     | OPA<br>D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub>   | DESCRIPTION OF OPERATION  |
|----------|--|--|---|
| NOP      | 0000   | 0 0 0 0  | No operation.   |
| *JCN     | 0 0 0 1<br>A <sub>2</sub> A <sub>2</sub> A <sub>2</sub> A <sub>2</sub> | C <sub>1</sub> C <sub>2</sub> C <sub>3</sub> C <sub>4</sub><br>A <sub>1</sub> A <sub>1</sub> A <sub>1</sub> A <sub>1</sub> | Jump to ROM address $A_2$ $A_2$ $A_2$ $A_2$ $A_1$ $A_1$ $A_1$ $A_1$ (within the same ROM that contains this JCN instruction) if condition $C_1$ $C_2$ $C_3$ $C_4$ $C_4$ is true, otherwise skip (go to the next instruction in sequence). |
| *FIM     | 0 0 1 0<br>D <sub>2</sub> D <sub>2</sub> D <sub>2</sub> D <sub>2</sub> | R R R 0<br>D <sub>1</sub> D <sub>1</sub> D <sub>1</sub> D <sub>1</sub>   | Fetch immediate (direct) from ROM Data D <sub>2</sub> , D <sub>1</sub> to index register pair location RRR. (2)   |
| SRC      | 0 0 1 0  | RRR1   | Send register control. Send the address (contents of index register pair RRR) to ROM and RAM at X <sub>2</sub> and X <sub>3</sub> time in the Instruction Cycle.  |
| FIN      | 0 0 1 1  | RRR0   | Fetch indirect from ROM. Send contents of index register pair location 0 out as an address. Data fetched is placed into register pair location RRR.   |
| JIN      | 0 0 1 1 -  | RRR1   | Jump indirect. Send contents of register pair RRR out as an address at $A_1$ and $A_2$ time in the Instruction Cycle.   |
| *JUN     | 0 1 0 0<br>A <sub>2</sub> A <sub>2</sub> A <sub>2</sub> A <sub>2</sub> | A <sub>3</sub> A <sub>3</sub> A <sub>3</sub> A <sub>3</sub><br>A <sub>1</sub> A <sub>1</sub> A <sub>1</sub> A <sub>1</sub> | Jump unconditional to ROM address A <sub>3</sub> , A <sub>2</sub> , A <sub>1</sub> .  |
| *JMS     | 0 1 0 1<br>A <sub>2</sub> A <sub>2</sub> A <sub>2</sub> A <sub>2</sub> | A <sub>3</sub> A <sub>3</sub> A <sub>3</sub> A <sub>3</sub><br>A <sub>1</sub> A <sub>1</sub> A <sub>1</sub> A <sub>1</sub> | Jump to subroutine ROM address A <sub>3</sub> , A <sub>2</sub> , A <sub>1</sub> , save old address. (Up 1 level in stack.)  |
| INC      | 0 1 1 0  | RRRR   | Increment contents of register RRRR. (3)  |
| *ISZ     | 0 1 1 1<br>A <sub>2</sub> A <sub>2</sub> A <sub>2</sub> A <sub>2</sub> | R R R R<br>A <sub>1</sub> A <sub>1</sub> A <sub>1</sub> A <sub>1</sub>   | Increment contents of register RRRR. Go to ROM address A <sub>2</sub> , A <sub>1</sub> (within the same ROM that contains this ISZ instruction) if result ≠0, otherwise skip (go to the next instruction in sequence).                    |
| ADD      | 1 0 0 0  | RRRR   | Add contents of register RRRR to accumulator with carry.  |
| SUB      | 1 0 0 1  | RRRR   | Subtract contents of register RRRR to accumulator with borrow.  |
| LD       | 1 0 1 0  | RRRR   | Load contents of register RRRR to accumulator.  |
| хсн      | 1 0 1 1  | RRRR   | Exchange contents of index register RRRR and accumulator.   |
| BBL      | 1 1 0 0  | DDDD   | Branch back (down 1 level in stack) and load data DDDD to accumulator.  |
| LDM      | 1 1 0 1  | DDDD   | Load data DDDD to accumulator,  |

Table V - Basic CPU Instruction Set

#### INPUT/OUTPUT AND RAM INSTRUCTIONS

(The RAM's and ROM's operated on in the I/O and RAM instructions have been previously selected by the last SRC instruction executed.)

| MNEMONIC           | OPR<br>D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub> | OPA<br>D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub> | DESCRIPTION OF OPERATION  |
|--------------------|--|--|---|
| WRM                | 1 1 1 0  | 0 0 0 0  | Write the contents of the accumulator into the previously selected RAM main memory character.   |
| WMP                | 1 1 1 0  | 0 0 0 1  | Write the contents of the accumulator into the previously selected RAM output port, (Output Lines)                                      |
| WRR                | 1 1 1 0  | 0 0 1 0  | Write the contents of the accumulator into the previously selected ROM output port. (I/O Lines)   |
| WPM                | 1 1 1 0  | 0 0 1 1  | Write the contents of the accumulator into the previously selected half byte of read/write program memory (for use with 4008/4009 only) |
| WRφ <sup>(4)</sup> | 1 1 1 0  | 0 1 0 0  | Write the contents of the accumulator into the previously selected RAM status character 0.  |
| WR1 <sup>(4)</sup> | 1 1 1 0  | 0 1 0 1  | Write the contents of the accumulator into the previously selected RAM status character 1.  |
| WR2 <sup>(4)</sup> | 1 1 1 0  | 0 1 1 0  | Write the contents of the accumulator into the previously selected RAM status character 2.  |
| WR3 <sup>(4)</sup> | 1 1 1 0  | 0 1 1 1  | Write the contents of the accumulator into the previously selected RAM status character 3.  |
| SBM                | 1 1 1 0  | 1 0 0 0  | Subtract the previously selected RAM main memory character from accumulator with borrow.  |
| RDM                | 1 1 1 0  | 1 0 0 1  | Read the previously selected RAM main memory character into the accumulator.  |
| RDR                | 1 1 1 0  | 1 0 1 0  | Read the contents of the previously selected ROM input port into the accumulator. (I/O Lines)   |
| ADM                | 1 1 1 0  | 1 0 1 1  | Add the previously selected RAM main memory character to accumulator with carry.  |
| RDφ <sup>(4)</sup> | 1 1 1 0  | 1 1 0 0  | Read the previously selected RAM status character 0 into accumulator.   |
| RD1 <sup>(4)</sup> | 1 1 1 0  | 1 1 0 1  | Read the previously selected RAM status character 1 into accumulator.   |
| RD2 <sup>(4)</sup> | 1 1 1 0  | 1 1 1 0  | Read the previously selected RAM status character 2 into accumulator.   |
| RD3 <sup>(4)</sup> | 1 1 1 0  | 1 1 1 1  | Read the previously selected RAM status character 3 into accumulator.   |

#### **ACCUMULATOR GROUP INSTRUCTIONS**

| CLB | 1 1 1 1  | 0 0 0 0 | Clear both. (Accumulator and carry)  |
|-----|----------|---------|--|
| CLC | 1 1 1 1  | 0 0 0 1 | Clear carry.   |
| IAC | 1 1 1 1  | 0 0 1 0 | Increment accumulator.   |
| СМС | 1 1 1 1  | 0 0 1 1 | Complement carry.  |
| CMA | 1 1 1 1  | 0 1 0 0 | Complement accumulator.  |
| RAL | 1 1 1 1  | 0 1 0 1 | Rotate left. (Accumulator and carry)   |
| RAR | 1 1 1 1  | 0 1 1 0 | Rotate right. (Accumulator and carry)  |
| TCC | 1 1 1 1  | 0 1 1 1 | Transmit carry to accumulator and clear carry.   |
| DAC | 1 1 1 1  | 1 0 0 0 | Decrement accumulator.   |
| TCS | 1 1 1 1  | 1 0 0 1 | Transfer carry subtract and clear carry.   |
| STC | 1 1 1 1  | 1 0 1 0 | Set carry.   |
| DAA | 1 1 1 1  | 1 0 1 1 | Decimal adjust accumulator.  |
| КВР | 1 1 1 1  | 1 1 0 0 | Keyboard process. Converts the contents of the accumulator from a one out of four code to a binary code. |
| DCL | 1 1 1 1  | 1 1 0 1 | Designate command line.  |
| L   | <u> </u> | L       |  |

NOTES: (1)The condition code is assigned as follows:

 $C_1 = 1$  Invert jump condition  $C_2 = 1$  Jump if accumulator is zero  $C_4 = 1$  Jump if test signal is a 0  $C_1 = 0$  Not invert jump condition  $C_3 = 1$  Jump if carry/link is a 1

 $<sup>^{(2)}</sup>$ RRR is the address of 1 of 8 index register pairs in the CPU.

 $<sup>^{(3)}</sup>$ RRRR is the address of 1 of 16 index registers in the CPU.

<sup>(4)</sup> Each RAM chip has 4 registers, each with twenty 4-bit characters subdivided into 16 main memory characters and 4 status characters. Chip number, RAM register and main memory character are addressed by an SRC instruction. For the selected chip and register, however, status character locations are selected by the instruction code (OPA).

#### IV. 4001 - 256 x 8 MASK PROGRAMMABLE ROM AND 4 BIT I/O PORT

The 4001 performs two basic and distinct functions: As a ROM it stores  $256 \times 8$  words of program or data tables; as a vehicle of communication with peripheral devices it is provided with 4 I/O pins and associated control logic to perform input and output operations. (The block diagram is shown in Figure 5.)

In the ROM mode of operation the 4001 will receive an 8-bit address during A1 and A2 time (see Figure 2) and a chip number, together with CM-ROM during A3 time. When CM-ROM is present, only the chip whose metal option code matches the chip number code sent during A3 (CSE = "1") is allowed to send data out during the following two cycles:  $M_1$  and  $M_2$ . The activity of the 4001 in the ROM mode ends at  $M_2$ . Before going into the I/O mode of operation we must first review two basic instructions used in conjunction with it.

#### 1. SRC Instruction (Send address to ROM and RAM)

When the CPU executes an SRC instruction it will send out 8 bits of data during  $X_2$  and  $X_3$  and will activate the CM-ROM and one CM-RAM<sup>(1)</sup> line at  $X_2$ . Data at  $X_2$ , with simultaneous presence of CM-ROM, is interpreted by the 4001 as the chip number of the unit that should later perform an I/O operation. Data at  $X_3$  is ignored. In the case of the 4002, data at  $X_2$  will designate the chip number (one out of 4 chips) and the register number (one out of 4 registers); data at  $X_3$  will designate the 4-bit character (one out of 16) to be operated upon. After SRC only one 4001 and one 4002 will be ready to execute a following I/O instruction.

#### 2. I/O and RAM Instructions

I/O and RAM instructions allow the CPU to communicate with the I/O ports of the 4001's and 4002's. When the CPU receives an I/O instruction it will activate the CM-ROM and one CM-RAM line during M2, in time for 4001's and 4002's to receive the second part (OPA) of the I/O instruction. The OPA portion of the I/O instruction is a code specifying which I/O operation should be performed. There are 15 different operations possible. The only ones affecting the 4001 operation are RDR - read ROM port, and WRR - write ROM port.

In the I/O mode of operation, the selected 4001 (by SRC) after receiving RDR will transfer the information present at its I/O pins to the data bus at X2. If the instruction received was WRR, the data present on the data bus at  $X_2.\emptyset_2$  will be latched on the output flip-flops associated with the I/O lines.

<sup>(1)</sup> Only one out of four CM-RAM lines is allowed to be activated at any given time. CM-RAM line selection (RAM bank switching) is accomplished by the CPU when a "designate command line" (DCL) instruction is executed. If no DCL is executed prior to SRC, the CM-RAM<sub>O</sub> will automatically be activated at X<sub>2</sub> provided that RESET was applied at least once to the System (most likely at the start-up time). See detailed definition of system instruction in Section VII.

Figure 5 shows the block organization of the 4001. The ROM array has a dynamic mode of operation and is divided into two blocks of  $16 \times 64$  cells each. Multiplexing is needed for both address to address register and data to data bus output buffer operations.

The MTC flip-flop controls the outputting of data. It is set at  $A_3$ , (see Figure 2), if CM-ROM and CSE (chip select) are "1". CSE is a single 4-input AND gate of the 4 data bus lines, using Di or Di according to the chip number that the user wants to assign to the chip. This is accomplished by metal mask option.

The SRC flip-flop is set by CM-ROM and CSE at  $X_2$ , (see Figure 2), and presets the I/O logic for a following input or output operation.

<u>TIMING</u> generates all internal timing signals for the ROM and I/O control using SYNC,  $\emptyset_1$  and  $\emptyset_2$ . A RESET(1) signal will clear all static flip-flops and will inhibit data out.

The output flip-flops associated with I/O pins can also be cleared using an external CL pin.

(1) RESET is used for the start-up of the system.




Figure 5. 4001 ROM Block Diagram

#### ROM Options and Ordering the ROM

Each I/O pin on each ROM can be uniquely chosen to be either an input or output line by metal option. Also each input or output can either be inverted or direct. When the pin is chosen as an input it may have an onchip resistor connected to either VDD or VSS. Figure 6 shows the available options for each I/O pin.

When ordering a 4001 the following information must be specified:

- 1. Chip number
- 2. All the metal options for each I/O pin
- 3. ROM pattern to be stored in each of the 256 locations.

A blank customer truth table is available upon request from Intel. A copy of this table is shown in the appendix.




Figure 6. 4001 Available Metal Options for Each I/O Pin

#### V. 4002 - 320 BIT RAM AND 4 BIT OUTPUT PORT

The 4002 performs two distinct functions. As a RAM it stores 320 bits arranged in 4 registers of twenty 4-bit characters each (16 main memory characters and 4 status characters). As a vehicle of communication with peripheral devices, it is provided with 4 output lines and associated control logic to perform output operations. (The block diagram is shown in Figure 7).

In the RAM mode, the operation is as follows: When the CPU receives an SRC instruction it will send out the content of the designated index register pair during  $X_2$  and  $X_3$  and will activate one CM-RAM line at  $X_2$  for the previously (1) selected RAM bank.

The data at  $X_2$  and  $X_3$  is interpreted as shown below:

|   | X <sub>2</sub>                                | X <sub>3</sub>  |  |  |  |
|---|---|---|--|--|--|
| D <sub>3</sub> D <sub>2</sub><br>Chip No. | D <sub>1</sub> D <sub>0</sub><br>Register No. | D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub> Main Memory Character No. |  |  |  |
| (0 through 3)                             | (0 through 3)                                 | (0 through 15)  |  |  |  |

The status character location (0 through 3) as well as the operation to be performed on it are selected by the OPA portion of the I/O and RAM instructions.

<sup>(1)</sup> Bank switching is accomplished by the CPU after receiving a "DCL" (designate command line) instruction. Prior to execution of the DCL instruction the desired CM-RAM code has been stored in the accumulator (for example through an LDM instruction.) During DCL the CM-RAM code is transferred from the accumulator to the CM-RAM register. The RAM bank is then selected starting with the next instruction.

For chip selection, the 4002 is available in two metal options, 4002-1 and 4002-2. An external pin,  $P_0$ , is also available for chip selection. The chip number is assigned as follows:

| Chip No. | 4002 Option | P <sub>0</sub> | D <sub>3</sub> D <sub>2</sub> @ X <sub>2</sub> |  |  |
|----------|-------------|----------------|--|--|--|
| 0        | 4002-1      | GND            | 0 0  |  |  |
| 1        | 4002-1      | $v_{DD}$       | 0 1  |  |  |
| 2        | 4002-2      | GND            | 1 0  |  |  |
| 3        | 4002-2      | $V_{DD}$       | 1 1  |  |  |




Figure 7. 4002 RAM Block Diagram

Presence of CM-RAM during  $X_2$  tells 4002 s that an SRC instruction was received. For a given combination of data at  $X_2$  on  $D_2$ ,  $D_3$ , only the chip with the proper metal option and  $P_0$  state will be ready for the I/O or RAM operation that follows.

The twenty 4-bit characters for each 4002 register are arranged as follows:

- 1. 16 characters addressable by an SRC instruction: Four 16-character registers constitute the "main" memory.
- 4 characters addressable by the OPA of an I/O instruction: Four 4-character registers constitute the "status character" memory.

Two separate X decoders switch between main and status character memories.

When an I/O or RAM instruction is received by the CPU, the CPU will activate one CM-RAM line during  $\rm M_2$ , in time for the 4002's to receive the OPA (2nd part of the instruction), which will specify the I/O or RAM operation to be performed. Shown below is a list of the 15 possible I/O and RAM operations.

The I/O and RAM operations are divided into Read operations (IOR) and Write operations (IOW). The state of  $D_3$  will determine if the operation is a read or a write.  $D_3 = 1$  for IOR,  $D_3 = 0$  for IOW (see Basic Instruction Set, shown in Section IIIc).

For each I/O instruction the action is as shown in the following table:

| Instr.<br>Mnem, | 4001<br>I/O Oper. | 4002<br>I/O Oper. | 4002<br>RAM Op. | 4001 Data Bus Output<br>Buffer Enabled | 4002 Data Bus Output<br>Buffer Enabled | 4004 Data Bus Output<br>Buffer Enabled |
|-----------------|-------------------|-------------------|-----------------|--|--|--|
| WRM             |                   |                   | х               |  |  | ×                                      |
| WMP             |                   | x                 |                 |  |  | x                                      |
| WRR             | х                 |                   |                 |  |  | х ,                                    |
| WRØ             | 4                 |                   | х               |  |  | ×                                      |
| WR1             |                   |                   | x               |  |  | x                                      |
| WR2             |                   |                   | x               |  |  | ×                                      |
| WR3             |                   |                   | х               |  |  | x                                      |
| SBM             |                   |                   | х               |  | x                                      |  |
| RDM             |                   |                   | х               |  | x                                      |  |
| RDR             | x                 | _                 |                 | х                                      |  |  |
| ADM             |                   |                   | х               |  | x                                      |  |
| RDØ             |                   |                   | х               |  | x                                      |  |
| RD1             |                   |                   | x               |  | x                                      |  |
| RD2             |                   |                   | х               |  | x                                      |  |
| RD3             |                   |                   | х               |  | x                                      |  |

In the I/O mode of operation, the selected 4002 chip (by SRC), after receiving the OPA of an I/O instruction (CM-RAM activated at  $M_2$ ), will decode the instruction.

If the instruction is WMP, the data present on the data bus during  $X2.\emptyset2$  will set the output flip-flops associated with the I/O pins. That information will be available until next WMP for peripheral devices control.

An external signal - RESET - when applied to the chip, will cause a clear of all output and control static flip-flops and will clear the RAM array. To completely clear the memory, RESET must be applied for at least 32 instruction cycles (256 clock periods) to allow the internal refresh counter to scan the memory. During RESET the data bus output buffers are inhibited (floating condition).

Figure 7 shows the block organization of the 4002. The RAM array uses a dynamic cell, therefore it must be periodically refreshed. A refresh counter scans the memory array and the memory content is refreshed during an idle portion of the system cycle ( $M_1$  and  $M_2$ ). An address multiplexer allows loading the content of either the refresh counter or the address register into the decoder.

The RAM control is composed of an SRC flip-flop, chip selection logic, an instruction register, instruction decoder and I/O control logic. This block controls the loading of the address register, the status and main memory decoder switching, the generation of memory timing, the enable of the data bus input-output buffers, the RAM read/write operations, and the loading of the output flip-flops.

#### VI. 4003 10-BIT SERIAL-IN/PARALLEL-OUT, SERIAL-OUT SHIFT REGISTER

The 4003 is a 10-bit serial-in, parallel-out, serial-out shift register with enable logic. The 4003 is used to expand the number of ROM and RAM I/O ports to communicate with peripheral devices such as keyboards, printers, displays, readers, teletypewriters, etc.

Data is loaded serially and is available in parallel on 10 output lines which are accessed through enable logic. When enabled (E = low), the shift register contents is read out; when not enabled (E = high), the parallel-out lines are at  $V_{\rm SS}$ . The serial-out line is not affected by the enable logic.

Data is also available serially permitting an indefinite number of similar devices to be cascaded together to provide shift register length multiples of 10.

The data shifting is controlled by the CP signal. An internal power-on-clear circuit will clear the shift register ( $Q_i = V_{SS}$ ) between the application of the supply voltage and the first CP signal.

The 4003 output buffers are push-pull ratio type, useful for multiple key depression rejection when a 4003 is used in conjunction with a keyboard. In this mode if up to three output lines are connected together, the state of the output is high (Logic "0") if at least one line is high.

The 4003 is a single phase static shift register; however, the clock pulse (CP) maximum width is limited to 10 msec. Data-in and CP can be simultaneous. To avoid race conditions, CP is internally delayed.




Fig. 8 shows the block organization of the 4003.

 $\mathbf{Q_0} \ \mathbf{Q_1} \ \mathbf{Q_2} \ \mathbf{Q_3} \ \mathbf{Q_4} \ \mathbf{Q_5} \ \mathbf{Q_6} \ \mathbf{Q_7} \ \mathbf{Q_8} \ \mathbf{Q_9}$ 

Figure 8. 4003 Shift Register Block Diagram

#### VII. DETAILED INSTRUCTION REPERTOIRE OF THE MCS-4

#### A. Instruction Format

As previously discussed, the MCS-4 micro computer set has two types of instruction.

- a) 1 word instruction with an 8-bit code and an execution time of 10.8 usec.
- b) 2 word instruction with a 16-bit code and an execution time of 21.6 µsec.

Due to the time multiplexed operation of the system, the 8-bit instruction is fetched 4-bits at a time on two successive clock periods. The first 4-bit code is called OPR, the second 4-bit code is called OPA.

The instruction formats were illustrated in Tables I and II

#### B. Symbols and Abbreviations

The following Symbols and abbreviations will be used thorughout the next few sections:

| the content of  |
|---|
| is transferred to   |
| Accumulator (4-bit)   |
| Carry/link Flip-Flop  |
| Accumulator Buffer Register (4-bit)                                     |
| Index register address  |
| Index register pair address   |
| Low order program counter Field (4-bit)                                 |
| Middle order program counter Field (4-bit)                              |
| High order program counter Field (4-bit)                                |
| Order i content of the accumulator                                      |
| Order i content of the command register                                 |
| RAM main character location   |
| RAM status character i  |
| Data bus content at time T  |
| The 3 registers in the address register other than the program counter. |
|   |

Throughout the text "page" means a block of 256 instructions whose address differs only on the most significant 4 bits (all of the instructions on one page are all stored in one ROM).

Example: page 7 means all locations having addresses between 0111 0000 0000 and 0111 1111 1111

#### C. Format for Describing Each Instruction

Each instruction will be described as follows:

- (1) Mnemonic symbol and meaning
- (2) OPR and OPA code
- (3) Symbolic representation of the instruction
- (4) Description of the instruction (if necessary)
- (5) Example and/or exceptions (if necessary)

#### D. One Word Machine Instructions

Mnemonic: NOP (No Operation)

OPR OPA: 0000 0000 Symbolic: Not applicable

Description: No operation performed

Mnemonic: LDM (Load Data to Accumlator)

OPR OPA: 1101 DDDD

Symbolic: DDDD. → ACC

Description: The 4 bits of data, DDDD stored in the OPA field of

instruction word are loaded into the accumulator. The previous contents of the accumlator are lost. The

carry/link bit is unaffected.

Mnemonic: LD (Load index register to Accumulator)

OPR OPA: 1010 RRRR
Symbolic: (RRRR)—➤ACC

Description: The 4 bit content of the designated index register (RRRR)

is loaded into the accumulator. The previous contents of the accumulator are lost. The 4 bit content of the index register and the carry/link bit are unaffected.

Mnemonic: XCH (Exchange index register and accumlator)

OPR OPA: 1011 RRRR

Symbolic: (ACC)→ ACBR, (RRRR)→ ACC, (ACBR)→ RRRR

Description: The 4 bit content of the designated index register is

loaded into the accumulator. The prior content of the accumulator is loaded into the designated register. The

carry/link bit is unaffected.

Mnemonic: ADD (Add index register to accumulator with carry)

OPR OPA: 1000 RRRR

Symbolic:  $(RRRR) + (ACC) + (CY) \rightarrow ACC, CY$ 

Description: The 4 bit content of the designated index register is added to the content of the accumulator with carry.

added to the content of the accumulator with carry. The result is stored in the accumulator. The carry/link is set to 1 if a sum greater than  $15_{10}$  was generated to indicate a carry out; otherwise, the carry/link is set to 0. The 4 bit content of the index register is un-

affected.

CARRY —→ c4 s<sub>3</sub> s2 s<sub>1</sub> s<sub>0</sub> ← SUM (CY) (ACC)

borrow) OPR OPA: 1001 RRRR  $(ACC) + (\overline{RRRR}) + (\overline{CY}) \longrightarrow ACC, CY$ Symbolic: Description: The 4 bit content of the designated index register is complemented (ones complement) and added to content of the accumulator with borrow and the result is stored in the accumulator. If a borrow is generated, the carry bit is set to 0; otherwise, it is set to 1. The 4 bit content of the index register is unaffected. Example: Minuend Subtrahend (ACC) (CY) (RRRR) a<sub>3</sub> a<sub>2</sub> a<sub>1</sub> a<sub>0</sub> +)  $r_3 r_2 r_1 r_0$ c4 s3 s2 s1 s0 (ACC) Mnemonic: INC (Increment index register) OPR OPA: 0110 RRRR Symbolic:  $(RRRR) +1 \longrightarrow RRRR$ Description: The 4 bit content of the designated index register is incremented by 1. The index register is set to zero in case of overflow. The carry/link is unaffected. Mnemonic: BBL (Branch back and load data to the accumulator) OPR OPA: 1100 DDDD  $(\texttt{Stack}) {\longrightarrow} \ \texttt{P}_{\texttt{L}} \text{, } \texttt{P}_{\texttt{M}} \text{, } \texttt{P}_{\texttt{H}} \text{; } \texttt{DDDD} {\longrightarrow} \texttt{ACC}$ Symbolic: Description: The program counter(address stack) is pushed down one level. Program control transfers to the next instruction following the last jump to subroutine (JMS) instruction. The 4 bits of data DDDD stored in the OPA portion of the instruction are loaded to the accumulator. BBL is used to return from subroutine to main program. Mnemonic: JIN (Jump indirect) OPR OPA: 0011 RRR1 (RRRO)  $\rightarrow$  P<sub>M</sub> Symbolic:  $(RRR1) \rightarrow P_L; P_H \text{ unchanged}$ Description: The 8 bit content of the designated index register pair is loaded into the low order 8 positions of the program counter. Program control is transferred to the instruction at that address on the same page (same ROM) where the JIN instruction is located. The 8 bit content of the index register is unaffected. **EXCEPTIONS:** When JIN is located at the address ( $P_{\rm H}$ ) 1111 1111 program control is transferred to the next page in sequence and not to the same page where the JIN instruction is located. That is, the next address is  $(P_H + 1)$  (RRRO) (RRR1) and not (PH) (RRR0) (RRR1) Mnemonic: SRC (Send register control) 0010 RRR1 OPR OPA:  $(RRRO) \longrightarrow DB (X_2)$ Symbolic:  $(RRR1) \longrightarrow DB (X_3)$ The 8 bit content of the designated index register pair Description: is sent to the RAM address register at X2 and X3. A subsequent read, write, or I/O operation of the RAM will utilize this address. Specifically, the first 2 bits of the address designate a RAM chip; the second 2 bits designate 1 out of 4 registers within the chip; the last 4 bits designate 1 out of 16 4-bit main memory characters within the register. This command is also used to designate a ROM for a subsequent ROM I/O port operation. The first 4 bits designate the ROM chip number to be selected. The address in ROM or RAM is not cleared until the next SRC instruction is executed. The 8 bit content of the index register is unaffected.

Mnemonic:

SUB (Subtract

index register from accumulator with

Mnemonic: FIN (Fetch indirect from ROM)

OPR OPA: 0011 RRRO

 $(P_H)$  (0000) (0001)  $\longrightarrow$  ROM address Symbolic:

> (OPR) → RRRO  $(OPA) \longrightarrow RRR1$

Description: The 8 bit content of the 0 index register pair (0000)

(0001) is sent out as an address in the same page where the FIN instruction is located. The 8 bit word at that location is loaded into the designated index register pair. The program counter is unaffected; after FIN has been executed the next instruction in sequence will be addressed. The content of the 0 index register pair is unaltered unless index register 0 was designated.

**EXCEPTIONS:** 

- Although FIN is a 1-word instruction, its execution requires two memory cycles (21.6 µsec).
- b) When FIN is located at address (PH) 1111 1111 data will be fetched from the next page (ROM) in sequence and not from the same page (ROM) where the FIN instruction is located. That is, next address is (PH + 1) (0000) (0001) and not ( $P_H$ ) (0000) (0001).

#### Ε. Two Word Machine Instruction

Mnemonic: JUN (Jump unconditional)

Ist word OPR OPA: 0100 A<sub>3</sub> A<sub>3</sub> A<sub>3</sub> A<sub>3</sub>
2nd word OPR OPA: A<sub>2</sub> A<sub>2</sub> A<sub>2</sub> A<sub>2</sub> A<sub>2</sub> A<sub>1</sub> A<sub>1</sub> A<sub>1</sub> A<sub>1</sub>
Symbolic: A<sub>1</sub> A<sub>1</sub> A<sub>1</sub> A<sub>1</sub>  $\longrightarrow$  P<sub>L</sub>, A<sub>2</sub> A<sub>2</sub> A<sub>2</sub> A<sub>2</sub> A<sub>2</sub>  $\longrightarrow$  P<sub>M</sub>, A<sub>3</sub> A<sub>3</sub> A<sub>3</sub>  $\longrightarrow$  P<sub>H</sub>

instruction locater at the address A3 A3 A3 A3, A2 A2 A2,

A1 A1 A1 A1.

Mnemonic: JMS (Jump to Subroutine) 1st word OPR OPA: 0101  $\,$  A3 A3 A3 A3  $\,$ 2nd word OPR OPA: A2 A2 A2 A2 A1 A1 A1  $(P_H, P_M, P_L + 2) \longrightarrow Stack$ Symbolic:


 $A_1 A_1 A_1 A_1 \longrightarrow P_L$ ,  $A_2 A_2 A_2 A_2 \longrightarrow P_M$ ,

A3 A3 A3 A3  $\longrightarrow$  P<sub>H</sub> The address of the next instruction in sequence following Description: JMS (return address) is saved in the push down stack. Program control is transferred to the instruction located at the 12 bit address (A3A3A3A3A2A2A2A2A1A1A1A1). Executive Executive for the second content of the second co tion of a return instruction (BBL) will cause the saved address to be pulled out of the stack, therefore, program control is transferred to the next sequential instruction

after the last JMS.

The push down stack has 4 registers. One of them is used as the program counter, therefore nesting of JMS can occur

up to 3 levels.



The deepest return address is lost

Mnemonic: JCN (Jump conditional)

1st word OPR OPA: 0001 C1C2C3C4 2nd word OPR OPA: A2A2A2A2 A1A1A1A1

Symbolic: If  $C_1C_2C_3C_4$  is true,  $A_2A_2A_2A_2 \longrightarrow P_M$ 

 $A_1A_1A_1A_1 \rightarrow P_L$  ,  $P_H$  unchanged

if  $C_1C_2C_3C_4$  is false,  $(P_H) \longrightarrow P_H$ ,  $(P_M) \longrightarrow P_M$ ,  $(P_L + 2) \longrightarrow P_L$ If the designated condition code is true, program control is transferred to the instruction located at the 8 bit

address  $A_2A_2A_2A_2$ ,  $A_1A_1A_1A_1$  on the same page (ROM) where JCN is

located.

If the condition is not true the next instruction in

sequence after JCN is executed.

The condition bits are assigned as follows:

 $C_1 = 0$  Do not invert jump condition

 $C_1 = 1$  Invert jump condition  $C_2 = 1$  Jump if the accumulator content is zero

 $C_3 = 1$  Jump if the carry/link content is 1

 $C_4 = 1$  Jump if test signal (pin 10 on 4004) is zero.

Example: OPR OPA

> 0001 0110 Jump if accumulator is zero or carry = 1

Several conditions can be tested simutaneously.

The logic equation describing the condition for a

jump is give below:

JUMP =  $\overline{C}_1$  . ((ACC = 0) .  $C_2$  + (CY = 1) .  $C_3$  +  $\overline{TEST}$  .  $C_4$ ) +

 $C_1$  .  $\overline{((ACC = 0) \cdot C_2 + (CY = 1) \cdot C_3 + \overline{TEST} \cdot C_4)}$ 

**EXCEPTIONS:** If JCN is located on words 254 and 255 of a ROM page,

when JCN is executed and the condition is true, program control is transferred to the 8-bit address on the next

page where JCN is located.

Mnemonic: ISZ (Increment index register skip if zero)

1st word OPR OPA: 0111 RRRR

2nd word OPR OPA:  $A_2A_2A_2A_2 A_1 A_1A_1A_1$ Symbolic:  $(RRRR) + 1 \longrightarrow RRRR$ , if result = 0  $(P_H) \longrightarrow P_H$ ,  $(P_M) \longrightarrow P_M$ ,  $(P_L + 2) \longrightarrow P_L$ :
if result  $\neq 0$   $(P_H) \rightarrow P_H$ ,

 $A_2A_2A_2A_2 \rightarrow P_M$ ,  $A_1A_1A_1A_1 \rightarrow P_L$ 

The content of the designated index register is incremented

by 1. The accumulator and carry/link are unaffected. If the result is zero, the next instruction after ISZ is executed. If the result is different from 0, program control is transferred to the instruction located at the 8 bit address A2A2A2A2, A1A1A1A1 on the same page (ROM) where

the ISZ instruction is located.

EXCÉPTIONS: If ISZ is located on words 254 and 255 of a ROM page, when

ISZ is executed and the result is not zero, program control is transferred to the 8-bit address located on the next page in sequence and not on the same page where ISZ is

Mnemonic: FIM (Fetched immediate from ROM)

1st word OPR OPA: 0010 RRRO

2nd word OPR OPA: D2D2D2D2 D1D1D1D1 Symbolic:  $D2D2D2D2 \rightarrow RRRO$ 

D1D1D1D1 → RRR1

Description: The 2nd word represents 8-bits of data which are loaded

into the designated index register pair.

#### Input/Output and RAM Instructions

(The RAM's and ROM's operated on in the I/O and RAM instructions have been previously selected by the last SRC instruction executed.)

RDM (Read RAM character) Mnemonic:

OPR OPA: 1110 1001  $(M) \longrightarrow ACC$ Symbolic:

The content of the previously selected RAM main memory Description:

character is transferred to the accumulator. The carry/link

is unaffected. The 4-bit data in memory is unaffected.

Mnemonic: RDO (Read RAM status character 0)

OPR OPA: 1110 1100

Symbolic:  $(M_{SO}) \rightarrow ACC$ 

Description: The 4-bits of status character 0 for the previously selected

RAM register are transferred to the accumulator. The carry/link and the status character are unaffected.

Mnemonic: RD1 (Read RAM status character 1)

OPR OPA: 1110 1101 Symbolic:  $(M_{S1}) \rightarrow ACC$ 

RD2 (Read RAM status characer 2) Mnemonic:

ACC

1110 1110 OPR OPA: Symbolic:  $(M<sub>S2</sub>) \rightarrow$ 

RD3 (Read RAM status character 3) Mnemonic:

OPR OPA: 1110 1111 Symbolic:  $(M_{S3}) \rightarrow$ 

RDR (Read ROM port) Mnemonic:

OPR OPA: 1110 1010

Symbolic: (ROM input lines) → ACC

The data present at the input lines of the previously Description:

selected ROM chip is transferred to the accumulator. The carry/link is unaffected.

If the I/O option has both inputs and outputs within the same 4 I/O lines, the user can choose to have either "O" or

"1" transferred to the accumulator for those I/O pins coded as outputs, when an RDR instruction is executed.

EXAMPLE: Given a 4001 with I/O coded with 2 inputs and 2 outputs,

when RDR is executed the transfer is as shown below:

(ACC) I3 02 01 I0

1 (1 or 0) (1 or 0) 0 User can choose Input Data

WRM (Write accumulator into RAM character) Mnemonic:

OPR OPA: 1110 0000 (ACC)  $\longrightarrow$  M Symbolic:

Description: The accumulator content is written into the previously

selected RAM main memory character location. The accu-

mulator and carry/link are unaffected.

WRO (Write accumulator into RAM status character 0) Mnemonic:

OPR OPA: 1110 0100 (ACC)  $\rightarrow$  M<sub>SO</sub> Symbolic:

The content of the accumulator is written into the RAM Description:

status character 0 of the previously selected RAM register.

The accumulator and the carry/link are unaffected.

WR1 (Write accumulator into RAM status character 1) Mnemonic:

OPR OPA: 1110 0101  $(ACC) \rightarrow MS1$ Symbolic:

Mnemonic: WR2 (Write accumulator into RAM status character 2) OPR OPA: 1110 0110 Symbolic: (ACC)  $\rightarrow$  M<sub>S2</sub> Mnemonic: WR3 (Write accumulator into RAM status character 3) OPR OPA: 1110 0111 (ACC)  $\longrightarrow$  M<sub>S3</sub> Symbolic: WRR (Write ROM port) Mnemonic: OPR OPA: 1110 0010 Symbolic: (ACC) → ROM output lines Description: The content of the accumulator is transferred to the ROM output port of the previously selected ROM chip. The data is available on the output pins until a new  $\ensuremath{\mathsf{WRR}}$  is executed on the same chip. The ACC content and carry/link are unaffected. (The LSB bit of the accumulator appears on  $1/0_0$ , pin 16, of the 4001). No operation is performed on I/Olines coded as inputs. Mnemonic: WMP (Write memory port) OPR OPA: 1110 0001 Symbolic: (ACC) → RAM output register Description: The content of the accumulator is transferred to the RAM output port of the previously selected RAM chip. The data is available on the output pins until a new WMP is executed on the same RAM chip. The content of the ACC and the  $\,$ carry/link are unaffected. (The LSB bit of the accumultor appears on  $0_0$ , Pin 16, of the 4002.) Mnemonic: ADM (Add from memory with carry) OPR OPA: 1110 1011 Symbolic:  $(M) + (ACC) + (CY) \longrightarrow ACC, CY$ Description: The content of the previously selected RAM main memory character is added to the accumulator with carry. The RAM character is unaffected. SBM (Subtract from memory with borrow) Mnemonic: OPR OPA: 1110 100σ Symbolic:  $(\overline{M})$  + (ACC) + (CY)  $\longrightarrow$  ACC, CY The content of the previously selected RAM character is Description: subtracted from the accumulator with borrow. The RAM character is unaffected. **Accumulator Group Instructions** G. Mnemonic: CLB (Clear both) 1111 0000 OPR OPA: Symbolic:  $0 \rightarrow ACC, 0 \rightarrow CY$ Description: Set accumulator and carry/link to 0. CLC Mnemonic: (Clear carry) 1111 0001 OPR OPA: Symbolic:  $0 \rightarrow CY$ Set carry/link to 0 Description: Mnemonic: CMC (Complement carry) OPR OPA: 1111 0011  $\overline{(CY)} \rightarrow CY$ Symbolic: The carry/link content is complemented Description: Mnemonic: (Set carry) OPR OPA: 1111 1010 Symbolic:  $1 \longrightarrow CY$ Set carry/link to a 1 Description: Mnemonic: CMA (Complement Accumulator) OPR OPA: 1111\_ 0100  $a3a2a1a0 \rightarrow ACC$ Symbolic: Description: The content of the accumulator is complemented. The carry/link is unaffected.

Mnemonic: IAC (Increment accumulator) OPR OPA: 1111 0010

Symbolic:  $(ACC) + 1 \longrightarrow ACC$ 

Description: The content of the accumulator is incremented by 1. No overflow sets the carry/link to 0; overflow sets the

carry/link to a 1.

Mnemonic: DAC (decrement accumulator)

1111 1000 OPR OPA:

Symbolic:  $(ACC) - 1 \longrightarrow ACC$ 

Description: The content of the accumulator is decremented by 1. A

borrow sets the carry/link to 0; no borrow sets the

carry/link to a 1.

EXAMPLE:

(ACC) a<sub>3</sub> a<sub>2</sub> a<sub>1</sub> a<sub>0</sub> s<sub>3</sub> s<sub>2</sub> s<sub>1</sub> s<sub>0</sub> AČC

RAL (Rotate left) Mnemonic:

OPR OPA: 1111 0101

Symbolic:  $c_0 \rightarrow a_0, a_i \rightarrow a_{i+1},$  $a_3 \longrightarrow CY$ 

The content of the accumulator and carry/link are rotated Description:

RAR (Rotate right) Mnemonic:

OPR OPA: 1111 0110

Symbolic:  $a_0 \rightarrow CY$ ,  $a_i \rightarrow a_{i-1}$ ,  $c_0 \rightarrow a_3$ 

Description: The content of the accumulator and carry/link are rotated

right.

Mnemonic: TCC (Transmit carry and clear) 1111 0111

OPR OPA:

Symbolic:  $0 \rightarrow ACC$ ,  $(CY) \rightarrow a_0, 0 \rightarrow CY$ 

Description: The accumulator is cleared. The least significant posi-

tion of the accumulator is set to the value of the

carry/link. The carry/link is set to 0.

Mnemonic: DAA (Decimal adjust accumulator)

OPR OPA: 1111 1011

 $(ACC) + 0000 \rightarrow ACC$ Symbolic:

or 0110

Description:

The accumulator is incremented by 6 if either the carry/link is 1 or if the accumulator content is greater than 9. The carry/link is set to a 1 if the result generates a carry,

otherwise it is unaffected.

Mnemonic: TCS (Transfer carry subtract)

OPR OPA: 1111 1001

 $1001 \longrightarrow ACC$  if (CY) = 0  $1010 \longrightarrow ACC$  if (CY) = 1Symbolic:

0 → CY

The accumulator is set to 9 if the carry/link is 0. Description:

The accumulator is set to 10 if the carry/link is a 1.

The carry/link is set to 0.

Mnemonic: KBP (Keyboard process)

OPR OPA: 1111 1100

Symbolic: (ACC)  $\rightarrow$  KBP ROM  $\rightarrow$  ACC

Description: A code conversion is performed on the accumulator content, from 1 out of n to binary code. If the accumulator content has more than one bit on, the accumulator will be set to 15 (to indicate error). The carry/link is unaffected.

The conversion table is shown below

| (ACC) before KBP | (ACC)              | after | KBF |
|------------------|--------------------|-------|-----|
| 0 0 0 0          | <br>> (            | 000   | )   |
| 0001             | <br><b>∍</b> (     | 000   | ı   |
| 0 0 1 0          | <br>> (            | 0 1 ( | )   |
| 0 1 0 0          | <br>> (            | 0 1 3 | l   |
| 1000             | <br><del>)</del> ( | 100   | )   |
| 0 0 1 1          | <br>• ]            | 111:  | L   |
| 0 1 0 1          | <br><b>&gt;</b> ]  | 111:  | L   |
| 0 1 1 0          | <br>> ]            | 111:  | L   |
| 0 1 1 1          | <br><b>&gt;</b> ]  | 111:  | L   |
| 1001             | <br><b>→</b> 1     | 1111  | L   |
| 1010             | <br>> 1            | 111:  | L   |
| 1011             | <br><b>≥</b> ]     | 1111  | L   |
| 1 1 0 0          | <br>• 1            | 1111  | L   |
| 1 1 0 1          | <br>> 1            | 111:  | L   |
| 1 1 1 0          | <br><b>&gt;</b> 1  | 1111  | L   |
| 1111             | <br><b>&gt;</b> 1  | 1111  | L   |

Mnemonic:

DCL (Designate command line)

OPR OPA:

1111 1101

Symbolic:

 $a_0 \rightarrow CM_0, a_1 \rightarrow CM_1, a_2 \rightarrow CM_2$ 

Description: The content of the three least significant accumulator bits is transferred to the comand control register within


the CPU.

This instruction provides RAM bank selection when multiple RAM banks are used.(If no DCL instruction is sent out, RAM Bank number zero is automatically selected after application of at lease one RESET).DCL remains latched until it is changed.

The selection is made according to the following truth table.

|   | (ACC)   | CM - RAM <sub>i</sub> Enabled   | Bank No. |
|---|---------|---|----------|
| • | X000    | CM - RAM <sub>O</sub>   | Bank 0   |
|   | X 0 0 1 | CM - RAM <sub>1</sub>   | Bank 1   |
|   | X 0 1 0 | CM - RAM <sub>2</sub>   | Bank 2   |
|   | X 1 0 0 | CM - RAM3   | Bank 3   |
|   | X 0 1 1 | CM - RAM <sub>1</sub> , CM - RAM <sub>2</sub>                         | Bank 4   |
|   | X 1 0 1 | CM - RAM <sub>1</sub> , CM - RAM <sub>3</sub>                         | Bank 5   |
|   | X 1 1 0 | CM - RAM <sub>2</sub> , CM - RAM <sub>3</sub>                         | Bank 6   |
|   | X 1 1 1 | CM - RAM <sub>1</sub> , CM - RAM <sub>2</sub> , CM - RAM <sub>3</sub> | Bank 7   |

A 3205 (3 of 8 decoder) or low power TTL equivalent may be tied to the CM-RAM<sub>1</sub>, CM-RAM<sub>2</sub>, and CM-RAM<sub>3</sub> lines to expand the number of RAM banks to 8. Note that the command lines must be buffered for MOS compatibility. See below.



#### VIII. AN INTRODUCTION TO PROGRAMMING THE MCS-4

#### A. Introduction

Writing sequences of instructions for a computer is known as programming. To be able to program a computer effectively, the programmer must understand the action of each of the machine instructions. (The instruction set of the MCS-4 is described in detail in the last section.)

Each machine instruction manipulates data in some way. The data may be the contents of the program counter which indicates where the next instruction is to be found, the contents of one of the CPU registers, accumulator, or carry flip-flop, the contents of RAM or ROM, or the signals at a port.

Programming is probably most easily learned by use of examples. In the pages that follow, a number of sample program segments are described. In general, the examples are shown in order of increasing complexity. These examples have been chosen to illustrate the use of the I/O ports, basic program loops, multiple precision arithmetic, and the use of subroutines.

# EXAMPLE #1

Consider the case where it is desired to test the status of a single switch connected to the CPU (4004 chip) on the test input (pin 10). A jump on condition instruction (JCN) can be used to perform this test. Suppose the JCN instruction: JCN TEST, 16 (2 word instruction) is stored at ROM memory locations 2 and 3. The instruction would look as follows:

|          |            | OPR              | $C_1C_2C_3C_4$                               |
|----------|------------|------------------|--|
| Location | <b>#</b> 2 | 0001<br>(JCN)    | 0 0 0 1<br>(Jump if test signal = Logic "0") |
| Location | #3         | 0001<br>(Jump to | 0 0 0 0<br>ROM memory Location # 16)         |

When this instruction is executed , if the switch connects a logic "O" (ground) to the test pin of the CPU, the program counter in the address register in the CPU will jump to 16. (That is, the next instruction to be executed would be fetched from ROM Memory location 16). If the switch had been connected to a logic "1" (negative voltage) the program counter would not jump but would be incremented by 1 and hence the instruction in ROM memory location 4 would be executed next. Thus the switch status can be tested simply with one instruction. Furthermore, if it were desired to jump if a test signal equalled a logic "1", the JCN instruction could be coded

|             | <u>OPR</u> | OPA<br>C <sub>1</sub> C <sub>2</sub> C <sub>3</sub> C <sub>4</sub> |                     |           |
|-------------|------------|--|---------------------|-----------|
| Location #2 | 0001       |  | Inverted jump<br>_∱ | condition |
| Location #3 | 0001       | 0 0 0 0  |                     |           |

In this case the invert condition bit C<sub>1</sub> is used to indicate a jump is to be made on a logic "1" on the test signal.

If more switches are required a ROM port may be used as shown in the next example.

# EXAMPLE #2

Consider the case where it is desired to test the status of a switch connected to the port of ROM #2. To make access to the port, it is necessary to execute and SRC instruction. The SRC instruction utilizes the contents of a pair of registers, which must contain the proper numbers to select the desired port. Register pairs may be most easily loaded using the FIM instruction.

Thus the sequence

| <u>Mnemonic</u> | Description  |
|-----------------|--|
| FIM 0<br>2,0    | /Fetch immediate (direct) from ROM data (0010, 0000), to index regiser pair 0.   |
| SRC 0           | /Send the contents of index register pair 0 to select a ROM. The first 4 bits of data sent out at $X_2$ time (0010) select ROM $\#2$ . |
| RDR             | /Read to contents of the previously selected ROM (ROM #2) input port into the accumulator  |

has the effect of loading the accumulator with the values appearing at ROM port #2. Individual bits may be tested by shifting them into the carry flip-flop and using a jump on condition instruction. In this manner up to 4 switches can be interrogated from one set of ROM input ports (4 of them).

#### EXAMPLE #3

Suppose a series of 10 clock pulses must be generated, perhaps to drive the clock line of a 4003 port expander. Let us assume that RAM #3 is to be used. The high order 2 bits of data sent out at  $X_2$  time during an SRC instruction selects the RAM chip. Hence 1100 (binary equivalent of 12) is required at  $X_2$  to select RAM #3.

Since we must select the port on RAM #3 we will require

FIM 0 12, 0

SRC 0

This pair of instructions sets up the desired port for use. To generate the clock pulses, we must alternately write a 1 and an 0 into the appropriate port bit. Let us assume that we will only use the high order bit of the port on RAM #3 and that it is initially set at zero (so that the program does not have to reset it). Furthermore, let us assume that we do not care about the other three bits of the port.

34

1

First let us set the accumulator to 0

LDM 0 /Set accumulator to 0

We may then complement the high order bit of the accumulator by the sequence

RAL /Rotate left (accumulator and carry)

CMC /Complement carry

RAR /Rotate right (accumulator and carry)

which achieves the operation by shifting the bit into the carry flip-flop, complementing it, and shifting it back.

An alternate way to complement the high order bit is to add 8 (binary 1000) to the accumulator. We may set the contents of one register, say register 15, to 8 by the sequence:

LDM 8 /Load data DDDD (1000) to the accumulator.

XCH 15 /Exchange contents of index register 15 and accumulator

LDM 0 /Load (0000) to accumulator

The first instruction loads the binary number 1000 into the accumulator and the second places the contents of the accumulator into register 15. Since the prior contents of register 15 are also placed in the accumulator, an LDM instruction is then executed to clear the accumulator.

Now the operation ADD 15 will add the binary value 1000 to the accumulator, because Register 15 contains the value 8.

Note the difference in how the LDM and the XCH and ADD instructions utilize the second half of the instruction. The LDM loads the accumulator with the value carried by the instruction i.e. in binary code LDM 8 appears as 1101 1000 and loads the accumulator with 1000. However, the ADD and XCH select a register, and the contents of the register are used as data. That is, ADD 8 would add the contents of register 8 to the accumulator, not the value 8.

To generate the sequence of 10 clock pulses, one could repeat the following 4 instructions 10 times.

ADD 15 /Add contents of register 15 (1000 previously stored in the register) to accumulator

WMP /Write the contents of the accumulator into the previously selected RAM output port

one clock pulse generated

ADD 15

WMP

However, this would take some 40 instructions. The indexing operation available with the ISZ instruction allows a program loop to be repeated 10 times.

The ISZ instruction increments a selected register. If the register initially contained any value other than the value 15 (binary 1111) the instruction performs a JUMP to an address specified by the instruction. This address must be on the same page (within the same ROM) as the instruction immediately following the ISZ.

If however, the register originally contained 15, the CPU will proceed to execute the next instruction in sequence.

By loading a register, say register 14, with the value 6, on the 10th execution of an ISZ, the processor will proceed to the next instruction in sequence rather than jump.

Execution of the ISZ does not affect the accumulator, so that the accumulator does not have to be "saved" prior to its execution.


The program sequence which performs the desired action is then

|             | Address |             |     |  |
|-------------|---------|-------------|-----|--|
| Instruction | # Name  | Mnemonic    | OPA | <u>Description</u>   |
| 4           |         |             | _   |  |
| (1)         |         | LDM         | 8   | /Load 1000 to accumulator  |
| (2)         | A       | XCH         | 15  | Exchange contents of index register 15 and accumulator   |
| (3)         |         | LDM         | 6   | /Load 0110 to accumulator  |
| (4)         |         | XCH         | 14  | <pre>/Exchange contents of index register 14 and accumulator</pre>   |
| (5)         |         | FIM         | 0   | /Fetch immediate from ROM, Data (1100 0000)  |
|             |         | 12,         | 0   | to index register pair location 0  |
| (6)         |         | SRC         | 0   | /Send address (contents of index register pair 0) to RAM   |
| (7)         |         | LDM         | 0   | /Set accumulator to 0  |
| (8)         | → LOOP  | ADD         | 15  | /Add contents of register 15 to accumu-<br>lator   |
| (9)         |         | WMP         |     | /Write contents of accumulator into RAM output ports   |
| (10)        |         | ADD         | 15  | /Add contents of Register 15 to accumu-<br>lator   |
| (11)        |         | WMP         |     | /Write contents of accumulator into RAM output ports   |
| (12)        |         | ISZ<br>LOOP | 14  | /Increment contents of register 14. Go to ROM address $A_2$ , $A_1$ (called Loop) if result $\neq 0$ , otherwise skip. |

# Explanation of Program

- (a) Instruction #1 and #2 Loads the number 8 (1000) into index register number 15 (1111)
- (b) Instruction #3 and #4 Loads the number 6 (0110) into index register number 14 (1110)
- (c) Instruction # 5 Fetches the address of the desired RAM and stores it in an index register pair
- (d) Instruction #6 Sends the stored address to the RAM bank and selects the desired RAM
- (e) Instruction #7 Initializes the accumulator to 0000.
- (f) Instruction #8, 9, 10, and 11 - Generates one clock pulse as follows:

Complement of highest order bit of accumulator and Send back to RAM output port (Instruction #8 and 9)



Initial state of RAM output port

Highest order bit of accumulator is complemented again and sent back to the RAM output port (Instructions 10 and 11)

(g) Instruction #12


- The contents of Register 14 is incremented by 1 (0001). The number 7 (0111) is now stored in register 14. Since this result is not equal to zero, program control jumps to the address specified in the 2nd word of this instruction. In this case the address stored in the 2nd word is the address of instruction #8. The program then executes the next 4 instructions in sequence and generates a 2nd clock pulse. This sequence is repeated a total of 10 times, thus generating 10 clock pulses. On the 10th time when the contents of register 14 is incremented it goes to the value 0000 and the program skips to the next instruction in sequence and gets out of the loop.

# Example #4

Clock pulse streams of the type derived above are often used to drive groups of 4003 shift registers. It may often be desirable to transfer the contents of a RAM register to a group of 4 shift registers via two output ports. Fig. 9 shows the connection used.

To operate this system, it is necessary to fetch a character from RAM and present it at port #2, then issue the clock pulse at port #1. This sequence requires three SRC commands, one for the RAM selection, one for port #1 selection, and one for port # 2 selection.

In addition, the location in RAM must be incremented each time to provide selection of the next character.






Figure 9. RAM Output Ports Driving Groups of Shift Registers

Figure 10. Shift Registers Driving Seven Segment LED Displays

The main loop is then as follows:

```
· SRC
                          /Send address to selected RAM
Loop,
                          /Read selected RAM character into accumulator
        RDM
                          /Send address to RAM #2
        SRC
                          /Write contents of accumulator (previously slected RAM
        WMP
                           character) into Port #2
        SRC
                          /Send address to RAM #1
        LDM
                          /Set accumulator to "0"
        ADD
               15
        WMP
                           Generate 1 clock pulse
        ADD
              15
        WMP
                          /Increment by 1 the contents of the register pair holding
        INC
                           the selected RAM address
        ISZ
               14
                  Loop
                          /Increment contents of register 1110. Jump if result \neq 0,
                           otherwise skip.
```

The loop above uses 3 pairs of registers for RAM and port selection, and two registers for temporary storage and indexing. The initialization must provide for loading each of these registers.

# Example #5

The example above might be extended if for example, the 4003's were driving seven segment LED displays: A 4 line to 7 segment code converter could be used for each display device driven. However, the ROM table lookup capability of the 4004 can be utilized to advantage to save these converters. Suppose the LED displays are wired as shown in Fig.10 with each LED using two adjacent locations in each of the 4003's.

The instruction FIN allows a ROM table to be accessed based on the contents of registers 0 and 1. To save register space, the fetched data may be loaded over the table addresses. The table address may be intialized by an FIM or by the sequence

LDM XCH

where the data in the LDM represents the high-order 4-bits of the table address. The low order 4 bits will be derived from the data character itself.

The main loop now becomes as follows:

| FIM<br>SRC<br>RDM<br>XCH<br>FIN<br>SRC<br>XCH<br>WMP<br>SRC | 0<br>1<br>0<br>0 | /initial table address /fetch data character /Read into ACC /store at register 1 /fetch from ROM table /select output port /fetch 1st half of 7 segments /transfer to output port /select clock port |
|---|------------------|--|
| LDM   | 0                | /Set accumulator to "0"  |
| ADD<br>WMP<br>ADD<br>WMP                                    | 15               | /generate one clock pulse  |
| SRC<br>XCH<br>WMP<br>SRC<br>LDM                             | 1                | /select output port<br>/transfer 2nd half of display<br>/transfer to output port<br>/select clock port<br>/Set accumulator to "0"  |
| ADD   | 15               |  |
| WMP<br>ADD<br>WMP   | 15               | /generate one clock pulse  |
| INC<br>ISZ  | 14               | /set next RAM character<br>/test for no. of characters   |

Note that two data characters (8 bits) are transferred for each digit to be displayed.

This loop must be initialized by setting the registers to their initial conditions. The following sequence of 4 instructions is sufficient:

| FIM | /select RAM register for display           |
|-----|--|
| FIM | /initialize clock port selector            |
| FIM | /initialize output port selector           |
| FIM | /initialize no. of digits and set reg. = 8 |

# Example #6 - Subroutines

Proceeding with the example outlined above, suppose that the user finds it necessary to display the contents of a number of different RAM registers, at different places in the program. The sequence of instructions could be used whenever this was necessary. However, by making the entire sequence a "subroutine", the user can call out the sequence each time it's needed with only a JMS instruction.

The JMS utilizes the address push down stack. When a JMS is executed, the program counter is pushed up one level and is reloaded with the address to which the jump to take place, and execution will proceed

from this new location. However, before the program counter is reloaded, the old value is saved in the "stack". This stack operates as follows:\*

- 1. Each time a JMS is executed, all addresses saved in the stack are pushed down 1 level. The last value of the program counter is loaded into the top of the stack, the program counter value corresponds to the instruction immediately following the JMS.
- 2. The BBL instruction raises every entry in the stack one level, with the top value in the stack entering the program counter.

In the example shown, if the RAM register to be transferred to the display is different in different parts of the program, the FIM which selects the RAM register should not be made part of the subroutine. The subroutine would then include the three FIM instructions followed by the main loop and terminated by the BBL.

To display any register from any point in the program, the programmer need use only 4 bytes of ROM:

FIM

**JMS** 

The FIM selects the register and the JMS calls the subroutine.

Example #7: Storing and Fetching a floating point decimal number in the 4002 RAM (How to use the Status and Main Memory Characters in the 4002 RAM)

The 4002 RAM has 4 registers, each with twenty 4-bit characters subdivided into 16 main memory characters and 4 status characters. (320 bits total). Each register is capable of storing a 20 digit, unsigned, fixed point, binary-coded decimal (BCD) number. A more practical usage for the register is the storage of a signed, floating point, BCD number having a 16-digit mantissa (fraction) and a 2-digit exponent.

Consider the number


Storage is required for both the sign of the mantissa (in this case positive) and the sign of the exponent (in this case negative), 16 digits of mantissa and 2 digits of exponent. The 4 status characters of the register can be used to hold the signs (in this case a "1" represents minus - this definition is completely arbitrary and is completely up to the user) and the 2 digit exponent. The 16 main memory characters are used to hold the 16 digit mantissa.

<sup>\*</sup> This description of the operation of the address stack is equivalent to the description in Section IIIB (3). It just looks at it from a different view-point.

For example let's store the previously shown number in Bank #2, Chip number #3, register #1. It would be stored in the 4002 as follows:

|                          | R | egist | er #1 |   |     |                  |
|--------------------------|---|-------|-------|---|-----|------------------|
| Decimal digit - 6        | 0 | 1     | 1     | 0 | 0   |                  |
| Decimal digit - 0        | 0 | 0     | 0     | 0 | ]1  |                  |
| Decimal digit - 4        | 0 | 1     | 0     | 0 | 2   |                  |
| Decimal digit - 7        | 0 | 1     | 1     | 1 | 3   |                  |
| Decimal digit - 8        | 1 | 0     | 0     | 0 | 4   |                  |
| Decimal digit - 3        | 0 | 0     | 1     | 1 | 5   |                  |
| Decimal digit - 7        | 0 | 1     | 1     | 1 | 6   |                  |
| Decimal digit - 5        | 0 | 1     | 0     | 1 | 7 > | Main Memory      |
| Decimal digit - 1        | 0 | 0     | 0     | 1 | 8   | Character #      |
| Decimal digit - 4        | 0 | 1     | 0     | 0 | 9   |                  |
| Decimal digit - 9        |   | 0     | 0     | 1 | 10  |                  |
| Decimal digit - 9        |   | 0     | 0     | 1 | 11  |                  |
| Decimal digit - 2        | 0 | 0     | 1     | 0 | 12  |                  |
| Decimal digit - 7        | 0 | 1     | 1     | 1 | 13  |                  |
| Decimal digit - 3        | 0 | 0     | 1     | 1 | 14  |                  |
| Decimal digit - 1        | 0 | 0     | 0     | 1 | 15  |                  |
| Exponent Value 59        | 1 | 0     | 0     | 1 | 0   |                  |
| 29                       | 0 | 1     | 0     | 1 | ] 1 | Status Character |
| Exponent Sign - Negative | 0 | 0     | 0     | 1 | 2   | #                |
| Mantissa Sign - Positive | 0 | 0     | 0     | 0 | 3   |                  |
|                          |   |       |       |   | •   |                  |

The following instructions would be used to fetch character #6, the signs, and exponent value:



Example 8 - Interpretive Mode

Interpretive mode programming may be used to reduce the amount of ROM required to implement a particular system function. In this mode, data words fetched from ROM or RAM are treated as instructions of a computer which might be quite different than the MCS-4. The MCS-4 program "interprets" the data, using it to call appropriate subroutines which simulate the instructions of the different computer. In effect another computer architecture is simulated.

In the interpretive mode, the instructions of the simulated computer (pseudo instructions) may be derived from RAM or ROM. The instructions are fetched from RAM via the normal RAM operations (SRC, RDM), using a simulated program counter to maintain the address. The JIN instruction is often useful for interpreting the fetched instruction. (Address for the JIN is computed from the fetched pseudo instruction. Each address value is the location of a JMP, or JMS to an appropriate routine, or the routine itself.)

When fetching pseudo instructions from ROM, the FIN is used. As the FIN instruction must be located on the same ROM chip as the fetched data, one cannot use all 256 8-bit bytes of a ROM for pseudo instructions. It is sufficient to allow an FIN followed by a BBL on the ROM chip. Thus up to 254 bytes of each ROM chip can be used for pseudo instructions. The simulated program counter must correspond to this address structure. If the FIN and BBL instructions are located in the first two locations of the ROM chip, the 254 step program address counter can be implemented by initializing the chip address to location 2 rather than location 0. If the interpretive mode program exceeds 254 bytes, the program control routine must determine the proper chip to find the next pseudo instruction. The instruction is then fetched by a JMS to address 0 of the appropriate chip.

# IX. PROGRAMMING EXAMPLES

### A. MCS-4 Program Routine Format Notes

# Routines A, B, and C Assume the Form Shown Below. Routine D uses Decimal Values for Column 1 and 2.

### Example

| Column # | 1    | 2             | 3       | 4   | 5   | 6   | 7                           |
|----------|------|---------------|---------|-----|-----|-----|-----------------------------|
|          | 0001 | 0 <b>0</b> 40 |         |     |     |     |                             |
|          | 0002 | 0000          | ADDITN, | FIM | ø<; | ø / | $IR(\emptyset-1)=\emptyset$ |

#### Where:

The first column represents the octal address of this byte.

The second column represents the octal byte value of the instruction word.

The third column is the address label field and can be blank.

The fourth column is the mneumonic field, terminated by a space or a semicolon (;).

The fifth column is the OPA field for the 1st byte terminated by a semi-colon (;) or space or slash (/) or carriage return.

The sixth column is the second byte specification field (for a 2-word instruction).

The last column is the comment field preceded by a slash (/).

#### SPECIAL NOTES:

- Each complete line followed by a carriage return is considered a symbolic record.
- All source data following a slash will be considered comment data by the assembler (ignored).
- Any operand followed by a less-than sign (<) will be truncated at three (3) bits and used as an octal numeral.
- The (<) will only work with those instructions which manipulate register pairs in the 4004.
- The semicolon (;) is used to indicate the end of argument for the first byte of a two (2)-byte instruction. Arguments for the second byte must immediately follow the semicolon.

# B. 16 - Digit Decimal Addition Routine

This program performs the addition of two 16-digit decimal numbers. These numbers are stored in RAM chip  $\emptyset$ , register  $\emptyset$ and 3. The least significant digit of each of these numbers is located in the character  $\emptyset$  of each RAM register and the most significant digits are in character 15 respectively. The contents in the corresponding characters of the registers are added. If there is a carry it will be added to the next char-The subtotal is stored back into RAM register Ø. Index register 6 is used as a 4-bit binary digit counter. Every time the corresponding digits in the registers are added IR(6) is incremented by one. As the 16th digits are added IR(6) is reset back to zero. Then the program proceeds to check for overflow; i.e., to check whether the carry is "1". If the carry is "1" the program will print out 16 x's, clear RAM register  $\emptyset$ , and jump to location NEXT of the main program that calls for the ADD routine. Otherwise, the program will jump directly to location "NEXT." The following flow chart further clarifies the sequence of the program.




Figure 11. Flow Chart for 16 Digit Decimal Routine

#### 16-DIGIT DECIMAL ADDITION ROUTINE

```
0000 0040
0001 0000 ADDITN, FIM 0<;0
                                 / IR(0-1)=0
            FIM 2<348
0002 0044
0003 0060
                                 / IR(4)=3; IR(5)=0
0004 0320
                 LDM Ø
                                 / LOAD Ø TO AC
0005 0266
                XCH 6
                                 / EXCHANGE C(AC) AND IR(6)
                                 / CLEAR CARRY REG.
0006 0361
                 CLC
0007 0045 AD1, SRC 2<
                                / DEFINE RAM ADDRESS $(1
                               / READ RAM TO AC
/ DEFINE RAM ADDRESS
/ ADD C(RAM) TO AC, CARRY ENABLED
/ DECIMAL ADDRESS ACC
/ WRITE AC TO RAM
/ INCREMENT IR(1)
0010 0351
                 RDM
                SRC 0<
0011 0041
0012 0353
                 ADM
0013 0373
                 DAA
0014 0340
                  WRM
0015 0141
                 INC 1
0016 0145
                 INC 5
                                 / INCREMENT IR(5)
0017 0166
0020 0007
              ISZ 6; AD1 / IR(6)=IR(6)+1; SKIP IF C(IR6)=0
0021 0022
                                / TEST CARRY; JUMP IF 1
0022 0025 OVERFL, JCN CN; XXX
0023 0100
JUN ; NEXT
0025 0320 XXX; LDM 0
0026 0270
                                / SEE NOTE $(2
                                 / LOAD AC WITH Ø
                                 / EXCHANGE IR(10) AND AC
0027 0042
0030 0330 OVFL1, FIM 1<;216 / IR(1)=8; IR(2)=13 [X]
0031 0120
0032 0536
                 JMS & PRINT
0033 0172
0034 0027
                 ISZ 10;0VFL1
                                 / IR(19)=IR(10)+1;SKIP IF IR(10)
0035 0044
6036 0000
                 FIM 2<30
                                 / SET IR(4-5)=0
0037 0120
0040 0454
                JMS ; CLRRAM / CLEAR RAM DATA
0041 0100
               JUN ; NEXT / SEE NOTE $(2
0042 0310
```

CLRRAM=0300
NEXT=0200
PRINT=350

/ \$(1 RAM ADDRESSING DEFINE AS TO STANDARDS IN
/ SPEC SHEET.
/ BITS NUMBERED FROM LEFT TO RIGHT MSB TO LSB
/ 0 1 2 3 4 5 6 7
/ BITS 0-1 SELECT RAM CHIP 1 OF 4
/ BITS 2-3 SELECT RAM REGISTER 1 OF 4
/ BITS 4-7 SELECT REGISTER CHARACTER 1 OF 16
/
/ \$(2 NEXT, PRINT AND CLRRAM ARE ADDRESS TAGS USED FOR
/ ASSEMBLY
/ NEXT CAN BE THE RETURN POINT OF THIS ROUTINE
/ CLRRAM AND PRINT ARE ROUTINES CALLED BY THIS PROGRAM

/DUMMY ARGUMENTS

#### C. BCD to Binary Conversion

The following program converts BCD numbers  $(\emptyset - 255)$  to its binary equivalent. In this program it is assumed that a 3 - digit BCD number is previously stored in character  $\emptyset$ , 1, and 2 of register  $\emptyset$  in RAM chip  $\emptyset$  by the main program. Then this program proceeds as follows: First it sets index registers  $\emptyset$ , 1, 2, 3, and 4 to zero (0000), index register 5 to 10 (1010), and index register 6 to 14 (1110). Then the conversion begins by transfering the least significant digit (which is the content of character  $\emptyset$  in the RAM) into index register 3, IR (3). No conversion is made on this digit since it has the same bit pattern as its binary representation. Now recall that each unit value of the second digit of the BCD number (which is the content of character 1 in the RAM) has a value of 10. Hence the program continues as follows: Transfer the second digit to the accumulator (AC) and examine whether the digit is zero. If the digit is not zero the content of the AC is decreased by one (i.e. the value of the second digit is decreased by one), and the result is stored back into the same location in the RAM. Then the content of index register 3 is transfered to AC and the content of index register 5 (which is 10) is added to AC. The result is then stored back into index register 3. Next the content of index register 2, IR (2) is transferrd to AC and the content of index register 4 (which is zero) is added to AC; and the result is stored back into index register 2. The process of checking the second digit is repeated until it is down count to zero. Then the program proceeds to set IR (4) to 6 and IR (5) to 4, examines the last BCD digit (which is the content of character 2 in the RAM) and repeats the process in the same manner except, in this case, the content of IR (5) is added to index register 3 and the contents of IR(4) is added to index register 2. This is equivalent to adding 100 (in binary form) to an 8 - bit binary number. The binary number obtained is stored in IR (2) and IR (3). IR (3) contains the lower order 4 bits and IR (2) contains the higher order 4 bits. Index register 6, IR (6), is used as a digit counter to verify that all the 3 BCD digits has been checked.

The following flow chart further explains the details of the program.

#### BCD TO BINARY CONVERSION ROUTINE

```
0000 0040
0001 0000 BCDBIN, FIM 0<;0
                                    / IR(0-1)=0
0003 0000
                   FIM 1<; 0
                                    / IR(2-3)=0
илид илда
                   FIM 2<; 10
                                    / IR(4)=0; IR(5)=10
0005 0012
                                    / LOAD AC WITH 14
0006 0336
                   LDM 14
                                    / EXCHANGE IR(6) AN AC
0007 0266
                   XCH 6
                                    / DEFINE RAM ADDRESS
                   SRC Ø<
0010 3041
                                    / READ RAM DATA TO AC
0011 0351
                   ROM
                                    / EXCHANGE AC WITH IR(3)
0012 0263
                   XCH 3
                                    / IR(1)=IR(1)+1
0013 0141 BDBN.
                   INC 1
0014 0041
                   SKC 0<
                                    / DEFINE RAM ADDRESS
                                    / READ RAM DATA TO AC
0015 0351 BB1,
                   RDM
0016 0024
                                    / JUMP IF AC-0
                   JCN AZ; BB2
                                    / AC=AC-1
0020 0370
                   DAC
                                    / WRITE AC TO RAM
0021 0340
                   MSSEJ
                                    / CLEAR CARRY REG
                   CLC
0022 0361
                                    / LUAD AC WITH CCIRCS))
0023 0243
                                    / ADD IR(5) 10 AC
/ EXCHANGE IR(3) AND AC
0024 0205
                   ADD 5
                   хсн з
0025 0263
0026 0242
                                      LOAD AC WITH IR(2)
                                      ADD IR(4) TO AC
0027 0204
                   ADD 4
                                    / EXCHANGE AC WITH IR(2)
0030 0262
                   XCH 2
0031 0100
0032 0015
                   JUN ; BB1
                                    / JUMP UNCONDITIONAL
0033 0044
                   FIM 2<;100
                                    / IR(4)=6; IR(5)=4
0034 0144 BB2,
                                    / IR(6)=IR(6)+1; SKIP IF IR(6)=0
0036 0013
                   ISZ 6; BDBN
0037 0300
                                    / RETURN TO CALLING RUUTINE AC=0
                   BBI.
```





Figure 12. Flow Chart for BCD to Binary Conversion

#### D. A-D CONVERTER USING DAC With MCS-4

One application using the Intel MCS-4 single-chip computer family is to determine the value of an analog voltage. While it was possible to use the conventional approach of interfacing an analog to digital converter to the microprocessor, a cost saving is achieved by having a microprocessor execute a program which enables a digital to analog converter and a comparator to perform the analog digital converter function. The first figure shows how the conversion is achieved. The MCS-4 uses a "port" for input/output communication. A four-wire port is associated with each read-only memory or read-write memory chip. Two of these output ports have been used to drive the inputs of a digital to analog converter (DAC). The DAC is wired to a comparator which allows the output of the DAC to be compared with the analog input signal. The output of the comparator is in turn wired to the test input of the 4004 central processor. This test input line is interrogated when the central processor executes a certain conditional jump instruction. Whereas the normal instruction execution flow within the MCS-4 system is sequential through program memory, when the conditional jump is executed, the processor jumps to a new location in memory, starting a new instruction sequence.

The second figure lists the program for the analog to digital convertor in MCS-4 assembly language. The program implements a successive approximation conversion technique. Starting with the highest order bit, each bit in turn is turned on and the output of the comparator tested. If turning on the bit results in a signal from the DAC that is larger than the analog input, the bit is turned off and the next bit in turn tested. However, if turning on a bit leaves the output of the digital-to analog converter still smaller than the analog input signal, then that bit will be left turned on. The coding for the program consists of testing each of the lines of one port in turn using in-line coding, then repeating the sequence for the next set of port lines by looping back. Setting a bit is accomplished by loading the accumulator with a load immediate instruction (LDM) and then writing the contents of the accumulator to the output port. The output port is selected at the beginning of the program by the combination of fetch immediate (FIM) and send register control (SRC) instructions. Register #4 (R4) is used to contain the current estimate of the value for the 4-bits being tested. A bit under test is retained or cleared by updating or not updating the contents of register 4. At the end of the basic 4-line test sequence of instructions, the contents of register 4 are saved in an alternate location by a series of exchange (XCH) instructions and the instruction increment and skip on zero (ISZ) is used to perform the function of counting the number of passes through the loop and jumping back to the loop start. The loop selects the next port in turn by the increment (INC) instruction which modified registers RO so that when the next SRC instruction is executed, it will select the next port in sequence. This basic program can be easily modified to handle 12 bit binary or 2 or 3 digit decimal conversions. Execution of the sequence of instructions takes less than one millisecond and as can be seen from the listing, occupies some 29 words of read-only memory.

A multiplexer for multiple analog inputs can be added quite easily by providing a separate comparator for each analog input and performing digital multiplexing at the input to the test terminal of the 4004 central processor. An alternate use of the structure shown in the first figure permits determining which, if any, of the several signals is above or below some predetermined analog threshold value. The analog threshold value is deposited at the output ports driving the DAC and the outputs of the comparators are then read into the MCS-4 system at an input port or at the test terminal of the CPU.



Block Diagram of A-D Converter using DAC and MCS-4

```
/SET UP FOR SELECTION OF ROM OUTPUT PORT (RO, RI=PO),
  USING RI /AS A LOOP COUNTER -- VALUES IN BINARY
0000 00032
                    FIM PO 00001111B
     00015
/CLEAR REGISTERS R4, R5. (THESE TWO REGISTERS ARE
/DESIGNATED PAIR 2 OR P2 BY THE FIM INSTRUCTION).
R4 AND R5 /WILL BE USED TO RECEIVE THE RESULT OF THE
  CONVERSION
0002 00036
                    FIM P2 0
     00000
/START OF MAIN LOOP
0004 00033 ADLP, SRC PO
                                 /SELECT PORT USING CONTENTS OF RO, RI
0005 00240
                    CLB
                                 /CLEAR ACCUMULATOR AND CARRY FLIP-FLOP
0006 00216
                    I DM 8
                                 /LOAD ACCUMULATOR WITH 1000
/LDM 8 SETS THE HIGH ORDER BIT OF THE ACCUMULATOR
0007 00226
                    WRR
                                 /WRITE ACCUMULATOR TO ROM OUTPUT PORT
0008 00025
                    JCN TI *+3
                                 /JUMP PAST SCH IF RESULT TOO BIG
     00011
0010 00180
                    XCH R4
                                 /SAVE RESULT IF NOT TOO BIG
/NOW REPEAT FOR 2ND HIGHEST BIT
0011 00212
                                 /LOAD ACCUMULATOR WITH 0100
                    LDM4
                                 /ADD RESULT OF PREVIOUS TEST
0012 00132
                    ADD R4
                                 /WRITE TO ROM OUTPUT PORT
0013 00226
                    WRR
0014 00025
                    JCN TI *+3
                                 JUMP PAST XCH IF RESULT TOO BIG
     00017
0016 00180
                    XCH R4
                                 /SAVE CURRENT RESULT IF NOT TOO BIG
/REPEAT PROCEDURE FOR LAST TWO BITS OF THIS PORT
0017 11210
                    LDM 2
                                 /LOAD ACCUMULATOR WITH 0010
0018 00132
                    ADD R4
0019 00226
                    WRR
0020 00025
                    JCN TI *+3
     00023
0022 00180
                    XCH R4
                                 /LOAD ACCUMULATOR WITH 0001
0023 00209
                    LDM 1
0024 00132
                    ADD R4
0025 00226
                    WRR
0026 00025
                    JCN TI *+3
     00029
0028 00180
                    XCH R4
/NOWWRITE FINAL RESULT TO ROM PORT
0029 00164
                                 /LOAD FINAL RESULT TO ACCUMULATOR
                    LD R4
                    WRR
                                 WRITE TO ROM OUTPUT PORT
0030 00226
/NEXT MOVE THESE 4 BITS TO R5 AND CLEAR R4 AND CLEAR R4 FOR NEXT PASS
/NOTE R5 INITIALLY CONTAINED ZERO
0031 00181
                    XCH R5
                                 /ACCUMULATOR TO R5, R5 TO ACCUMULATOR
0032 00180
                    XCH R4
                                 /CLEARS R4 IF AT END OF FIRST PASS
0033 00096
                    INC RO
                                 /PREPARE FOR SELECTION OF NEXT ROM PORT
0034 00113
                    ISZ RI ADLP /RETURN FOR SECOND PASS AFTER PASS 1
   . 00004
/AFTER PASS 2, PROGRAM CONTINUES PAST THIS POINT. HIGH ORDER
```

Program for A-D Converter Using DAC and MCS-4

/BITS OF RESULT WILL BE IN R4, LOW ORDER BITS IN R5.

#### E, MCS-4 SOFTWARE AND FIRMWARE LIBRARY

#### MCS-4 Assembler and Simulator Software Package

Intel now offers an assembler and simulator software package to help develop programs for micro computer systems built from Intel's MCS-4 set of integrated computer circuits.

The software is written in general Fortran IV for the PDP-10 computer, and may be adapted for most other computers by minor modifications. The package consists of a simulating routine, which enables the computer to simulate the operation of an MCS-4 micro computer, and an assembly routine, used primarily as an aid to programming the simulated micro computer. See Appendix H for complete details.

The routines may be procured from Intel on paper tape or punched cards. Alternatively, designers may contract three nation-wide computer time-sharing services — AL/COM, G.E., and Tymshare — for access to the programs.

#### SIM4 Hardware Assembler

The SIM4 hardware assembler is a program which translates a symbolic assembly language into bit patterns suitable for MCS-4 control storage programming. It operates on the SIM4-01 or the SIM4-02 micro computer system with an ASR-33 teletype.

The assembler accepts input source text from the teletype keyboard or paper tape reader on each of two required passes. A name table and source listing are created on the first pass. On the second pass, the source text is re-read and a programming paper tape and associated listing are generated. The programming tape is suitable for programming of the 1702 PROM using the MP7-03 programmer system. The same tape may be used for programming the 4001 metal mask ROM. See Appendix F.

#### SIM4 Hardware Simulator

The SIM4-02 Hardware Simulator is a program written for the MCS-4. This program will provide interactive control over the debugging of other MCS-4 programs. See Appendix G.

The minimum configuration required is a SIM4-02 prototype card with three 4002 RAMs and a Teletype. When fully stuffed with 16 RAMs, test programs up to 512 bytes (locations) in length may be accommodated. The hardware simulation program itself occupies nine full ROMs.

The Hardware Simulation Program has two basic functions:

- 1. To simulate the execution of a test program, tracing its progress, and apprehending gross errors.
- 2. To allow the user to dynamically interact with and/or modify his test program, in order to facilitate the debugging process.

These two functions are implemented by means of a set of directives or commands which the user types in at the teletype keyboard. Some of the directives call for typeouts by the simulator program, some of the directives signal the input of data or program modifications, and some of the directives involve both typeouts and input response or data.

#### 4. MCS-4 Program Library

- Text editor, assembler and loader for the MCS-4 that runs on the PDP-8.
- Subroutine for driving a Seiko printer.
- Program which enables a computer to sample liquid levels in bottles.
- RAM test program for the SIM4-01/SIM4-02.
- Program to control the tape motion of an IBM tape drive.
- Hex programmer for the SIM4-01/MP7-03 PROM programmer
- MCS-4 logic subroutines AND, XOR, IOR, LOGIC
- Sixteen Digit Decimal Addition Routine (A0700)<sup>[1]</sup>
- Exerciser Program (4001-0009)<sup>[2]</sup>
- Chebychev polynominal approximation subroutines for addition, subtraction, multiplication, division, sine, cosine, arctangent, exponential, and natural logs.

- Teletype Keyboard Input Routine
- PROM Programming Software Package for the SIM4-01/ MP7-03 and SIM4-02/MP7-03 PROM Programming System. (A0540, A0541, A0543)<sup>[1]</sup>
- A-D Converter using DAC and MCS-4.
- SIM4 Hardware Assembler. Four PROMs (A0740, A0741, A0742, A0743) [1] plug into either SIM4 prototype board enabling assembly of programs on the micro computer itself.
- SIM4 Hardware Simulator. Nine PROMs (A0750-A0758)<sup>[1]</sup>
  plug into the SIM4-02 providing capability for program
  debugging.
- PROM Duplication and Verification Program. (A0544—<sup>[1]</sup> see Appendix E)
- BCD to Binary Conversion Routine

These program listings are available to all Intel micro computer users. We encourage all users to submit all non-proprietary programs to Intel to add to the program library so that we may make them available to other users.

# NOTES:

- 1. These are the program numbers that should be used when ordering the programs in PROMs.
- 2. This is the number that should be used when ordering this program. The program is contained in a standard 4001 ROM.

#### X. INTERFACE DESIGN FOR THE MCS-4 SYSTEM

#### A. General Discussion

MCS-4 computer systems are often used to replace random logic controllers in a wide variety of systems. In each of these systems a number of peripheral devices, such as keyboards, switches, indicator lamps, numeral displays, printer mechanisms, relays, solenoids, etc., may have to be interrogated or controlled. The engineer who wishes to utilize an MCS-4 system must include, as part of his design, suitable interface circuits and programs.

Devices to be operated or interrogated by an MCS-4 computer are attached to the system via the input and output data ports associated with the 4001 ROM and 4002 ROM. The design of an interface consists of the following steps:

- Assign peripheral device connections to port connections.
   If the number of available output ports is insufficient,
   4003 output port expanders may be used. When the number
   of input lines is insufficient, multiplexers must be added.
   These multiplexers must be controlled by output ports.
- 2. Develop the necessary level conditioning circuits for each signal. Port inputs and outputs are at MOS levels (logic Ø = OV with a series output resistance of typically 150n, logic l = -7v with a series resistance of typically 2k for outputs. Inputs use the same levels, and appear as a capacitive load of approximately 5Pf). These levels must be converted to the levels necessary to drive solenoids, nixies, etc. For TTL compatibility refer to Appendix A.
- 3. Write the programs necessary to interpret inputs and generate the output levels necessary for proper operation of the peripherals.

Any interface design requires all three of these steps. Each design will typically involve decisions concerning the interaction of the three areas. For example, techniques which reduce the number of output lines may result in more complicated programs.

The following sections describe typical interfaces for a number of common peripheral devices.

# B. Keyboards

The MCS-4 can be programmed to scan and debounce a keyboard or can interface to a keyboard which presents precoded (such as ASCII) data. The output lines from a keyboard with precoded data are read at one or more input ports. An input port line or the test line of the 4004 CPU may be interrogated to determine if a key has been pressed.

Scanning and debouncing a keyboard takes a more elaborate program. The keyboard is usually arranged as an n x m (n columns, m rows) matrix of key switches. This type of keyboard is connected as if it had n inputs and m outputs - that is, it requires n output lines from the MCS-4 and m input lines. Under program control, each output is activated in turn. The input ports connected to the keyboard are read and tested to see if a key has been pressed. This testing may utilize the KBP instruction.

After reading (into the ACC) 4 bits corresponding to key status information for one column of the keyboard arrays, execution of the KBP rearranges the data as follows:

- 1. If no key is pressed (ACC=0000), the ACC remains at 0000.
- 2. If more than one key is pressed, ACC is set to 1111.
- 3. If one key is pressed, the ACC indicates the bit position of the key, as shown below.

| ACC before |     | ACC after     |
|------------|-----|---------------|
| 0001       |     | 0001          |
| 0010       | KBP | 0010          |
| 0100 -     |     | <b>→</b> 0011 |
| 1000       |     | 0100          |

Scanning of a keyboard is implemented by moving a single " $\emptyset$ " in a field of "1"s across the lines driving the keyboard inputs. The 4003 shift register is useful for generating the scans. In addition, the 4003 has the characteristic that if two outputs are connected, with one at a logic "1" (-6v) and the other at a logic " $\emptyset$ ", the result will be equivalent to a logic " $\emptyset$ ". By scanning a keyboard with a moving " $\emptyset$ ", multiple key presses in a row can be resolved. Furthermore, if the 4003 is disabled, all outputs go to logic " $\emptyset$ " and all keys can be sampled simutaneously to determine if a scan is required.

Figure 13 shows the keyboard interface. The ROM inputs are complemented. Debouncing of the keyboard inputs, etc., is accomplished by testing for the same "press" condition on several successive scans.




Figure 13. Keyboard Interface - (Scanned Array)

# C. Display

Display devices such as NIXIE tubes and LED arrays are easily interfaced to the MCS-4 system. These displays may be DC driven or multiplexed. (In the multiplexed mode, a number of display devices are activated one at a time in rapid sequence. For sufficiently rapid scanning, the eye accepts the data as a continuous display.) To use the multiplexed mode, the display device usually requires some form of coincident selection technique. For example, NIXIE tubes are activated only when the anode supply is present at the same time that the appropriate cathode is grounded (through the proper resistance). In a multiplexed NIXIE array, one set of (10 or 11) cathode drivers is used in combination with one anode driver for each NIXIE tube. Under program control, the array is scanned. One tube is selected; the cathode driver corresponding to the numeral for that position is activated, and then the anode driver for that position is activated for a period. The same steps are executed for the next position in turn.

To avoid flicker, a scan rate of approximately 100 complete scans per second (or higher) should be maintained. This figure allows a scanning program to have up to 60 instruction executions per displayed digit, giving a 16-digit display.

Multiplexed displays typically require high peak driving currents to maintain reasonable average brightness. The drivers used must be capable of supplying the peak currents.

Although the technique described above specifically mentioned NIXIE tubes, the same technique can be applied to 7 segment LED numeral displays.

In systems which combine a numeric display and a keyboard, considerable savings in program memory space and external hardware can be achieved by combining the display scan and keyboard scan. The same loop control and output port logic can be used for keyboard column selection and numeral digit position selection.

#### D. Teletype Interface

The MCS-4 system is designed to interface with all types of terminal devices. Interface with teletype is a typical example. The interface consists of three simple transistor circuits which is shown in Fig. 15 One transistor is used for receiving serial data from the teletype, one for transmitting data back into the teletype, and the third one for tape reader control.

It requires approximately 100 msec for the teletype to transmit or receive serially 8 data plus 3 control bits. The first and the last bits are idling bits. The second bit is a start bit. The following eight bits are data. Each bit stays on for about 9.09 msec. The MCS-4 system is ideal for this timing control. Following is a simple program which is written for this purpose. This program not only controls the teletype timing but also stores the data temporarily in the index register 2 and 3 in 4004 CPU chip and prints out the character. The flow chart further explains the details of the program.




Figure 14. Flow Chart for Teletype Interface




Figure 15. MCS-4 & Teletype Interface Circuits

#### **KEYBOARD INPUT ROUTINE**

```
0000 0337 BEGIN, LDM 15
                                    /SILENCE TTY
0201 0340
0002 0000
                   FIM 0<;0
                                   / BY SETTINT BIT 3 OF 0-TO 3 TO 1
0003 0041
                   SRC Ø
                                   / DEFINE RAM ADDRESS
0004 0341
                   WM P
                                    / WRITE DATA TO RAM PORT
0005 0361
0006 0021
                   CLC
0037 0036 ST,
                   JCN TZ;ST
                                    / WAIT FOR DATA INPUT SIGNAL
0010 0120
0011 0065
                   JMS; SBR1
                                    / 5.00 MS TIME OUT
0012 0040
0013 0015
                   FIM 0<;13
                                    / IR(0)=0:IR(1)=13
0014 0161
0015 0014 TEST,
                   ISZ 1; TEST
                                    / COMPLETE TIMMING FOR BIT SAMPLE
0016 0041
                   SRC 0<
                                    / DEFINE ROM PORT ADDRESS
0017 0352
                   RDR
                                    / READ ROM INPUT TO AC
0020 0364
                   CMA
0021 0341
                   WM P
                                    / COMPLEMENT DATA AND ECHO
0022 0120
0023 0074
                   JMS; SBR2
                                    / DO FINAL TIME OUT 300 MS
0024 0040
0025 0000
                   FIM 0<;0
                                    / IR(0-1)=0
0026 0320
                   LDM Ø
0027 0262
                   XCH 2
                                    / IR(2)=0
0030 0320
                   L.Did Ø
0031 0263
                   XCH 3
                                    / IR(3)=0
0032 0330
                   LDM 8
0033 0264
                   XCH 4
                                    / IR(4)=8
0034 0120
0035 0065 ST1,
                   JMS | SBR1
0036 0361
                   CLC
0037 0041
                   SRC Ø<
0040 0352
                   RDR
                                    / READ DATA INPUL
0041 0364
                   CM A
0042 0341
                   WMP
0043 0366
                   RAR
                                    / STORE DATA IN CARRY
0044 0242
                   LD 2
                                   / LOAD AC=IR(2)
0045 0366
                   RAR
                                    / TRANSFER BIT
0046 0262
                   XCH 2
                                    / RESIDRE NEW DATA WORD
0047 0243
                   LD 3
0050 0366
                   RAR
00.51 0263
                   XCH 3
                                    / EXTEND REGISTER TO MAKE 8 BITS
0052 0120
0053 0074
                   JMS : SBR2
0054 0164
0055 0034
                   ISZ 43 ST 1
0056 0337
                   LDM 15
0057 0040
0060 0000
                   FIM 0<;0
0061 0041
                   SRC Ø<
                   I-MP
0062 0341
0063 0100
0064 0006
                                    / RETURN TO INPUT
                   JUN :ST
             SUBROUTINES
0065 0040
                                    / IR(0-1)=0
9066 0000 SBR1.
                   FIM 0<;0
                                    /5.47 MS TIME OUT
0067 0160
0070 0067 L1,
                   ISZ U;L1
0071 0161
0072 0067
                   ISZ 1;L1
0073 0300
                   BBL
0074 0040
0075 0010 SBR2,
                   FIM 0<;8
                                    / IR(0)=0, IR(1)=8
0076 0160
                                    / 2.75 MS TIME OUT
                   ISZ Ø; L2
0077 0076 L2,
0100 0161
0101 0076
                   ISZ 1;L2
0102 0300
                   BBL
```

#### XI. SIM4-01/SIM4-02 PROTOTYPING SYSTEM

#### A. General System Description

During the development phase of the equipment using the MCS-4 microcomputer set, the designer will often find it helpful to have a means for testing out his program. An interface circuit in which 1701 or 1702 electrically programmable and erasable read only memories simulate the 4001 mask programmable read only memories will help serve this purpose. Using this interface, it is possible for the system designer to program the 1701's or 1702's, plug them into the system, check out the programs and make corrections as necessary. In this way, the development check-out cycle can be typically reduced to one hour or less. With mask programmable ROM's, this cycle is usually four to six weeks. Intel has developed two microcomputer prototyping kits, SIM4-01 and SIM4-02, which use the electrically programmable and erasable ROM.

The maximum directly addressable system configuration is available with the SIM4-02. The 4004 CPU directly controls up to sixteen 1701's or 1702's and up to sixteen RAMs. Eight ROM output ports and eight ROM input ports are provided. These ports are associated with the first eight ROM in the system. Of course, the user must be aware that individual lines of a ROM port can be used for input or output but not both. The input-output option is of course fixed at the time that the 4001 is mask-programmed. Sixteen RAM output ports are also provided. In addition, all data, timing, and memory controls signals are brought to the connector to permit future memory expansion.

The SIM4-01 is designed for small systems. This board contains provision for up to four 1701's or 1702's and four 4002's. It provides up to four RAM output ports (each port contains 4-bits), four ROM output ports and four ROM input ports.

Both systems come complete with the 4004 CPU and four 4002 RAMs. Additional RAMs and ROMs may be added as required. Sockets are provided on the boards for all MCS-4 components and for all ROMs. Note that all programs written for the SIM4-01 may be used without alterations on the SIM4-02.

# **IMPORTANT**

It should be noted that the 1701 and 1702's are described in the data sheet with respect to "positive logic" (high level = p-logic 1). On the other hand the MCS-4 system is defined in terms of "negative logic" (low level = n-logic 1). As a result, when 1701 or 1702 ROM's are being programmed to simulate the 4001, characters should be defined as P = high level = n-logic 0 or an N = low level = n-logic 1. For instance, consider the instruction code for ADM (one of the 45 instructions for the MCS-4).


#### 11101011

When preparing the program tape it should be typed,

#### BNNNPNPNNF

This is the code that will be put into the 4001 when the final system is defined. It will correctly simulate the 4001 operation when the 1701 or 1702 is used with the SIM4-01 or SIM4-02 system.

The schematics and block diagrams for both prototyping systems are shown on the following pages. The 4004 and the 4002's are used as they would be in a conventional system. Additional circuitry is used to simulate the 4001 ROM's. The two phase clocks are generated by the 9602 single shot multivibrator using discrete clock drivers.



**Prototype System Clock Drivers** 

The 9316 counter together with the 3205 - one of eight decoder - serve to decode the cycle timing for the system, thus simulating one of the functions implemented on the 4001 chips. The output of the 3205 decoder indicates which cycle the unit is executing; i.e., the  $A_1$ , the  $A_2$ , the A3, the M1, etc. The discrete transistors serve to convert data bus levels to TTL levels and vice versa. Two 3404 hex latches are wired as the equivalent of three quad latch units. These latches act as address registers for the 1701 or 1702 memory array. The quad latch units are loaded on the A1, A2, and A3 cycles respectively. Those address bits loaded during  $A_1$  and  $A_2$  drive the 1701 or 1702 address line directly, while a 3205 decoder is used to generate the chip select signals for the 1701 or 1702 memory array from the four bits loaded during A3. Two such decoders would be used if a full array of sixteen 1701's or 1702's were to be utilized. The output of the 1701 or 1702 array is one byte or 8 bits wide. A multiplexer is used to gate four bits at a time onto the four bit wide data bus. The first four bits are selected on the M1 cycle, the second four bits on the M2 cycle. The signals at the output of the multiplexer are at TTL levels. These levels are converted to the MOS levels on the 4004 data bus by means of a set of four discrete level shifter circuits. The pull down resistors for these circuits are connected via diode disconnects to a pull down resistor activator circuit. This circuit is activated during the  $M_1$  and  $M_2$  cycles via the two input NAND gate driver. This driver receives two of its three inputs from the M1 and M2 decoder.

The balance of the circuitry shown in the schematic is used to implement the input/output port functions associated with the 4001 read only memories. The execution of an SRC instruction (which is used to activate a port) is indicated to the port control circuitry by the presence of the command signal at X<sub>2</sub> time. This condition is decoded and used to load a two latch port selection register. The contents of this register

are in turn decoded by means of four two-input NAND gates. Execution of a port  $\underline{\text{cont}}$ rol instruction is indicated by the presence of the command signal (CM) during M2 time combined with the appropriate code on the data bus. For instance the READ ROM INPUT condition is detected by a seven-input NAND gate. When this instruction is detected a flip-flop consisting of two-input NAND gates is set. (The presence of a "1" in the port read-control flip-flop is used to enable the inputs from one of two multiplexers onto the data bus during X2 time.) Data is then transferred into the 4004 from an input port at X2 time. The port read-control flip-flop is reset at X3 time so that it will not influence operations on the instruction.

In general, the number of output ports provided by the array of 4002s is adequate. However, to fully duplicate the effects of the 4001s, it may be necessary to implement ROM output ports as well as input ports. Although the two latch port selection register and decoder need not be duplicated, another seven-input NAND gate together with a flip-flop is provided to detect the condition for a WRITE ROM OUTPUT port. A four bit latch is provided for each output port to be implemented. During the subsequent X<sub>2</sub> cycle, the data on the data bus is loaded into the selected port latches. These latches then retain the data. The flip-flop controlling this operation should also be reset at X<sub>3</sub> time. The ROM outputs invert the output data and are TTL compatible. RAM outputs are MOS compatible. Refer to the schematics and pin configurations for both the SIM4-01 and SIM4-02.


Discrete interface circuits are provided on the cards to communicate with a teletype. Data can be entered through the simulated ROM input ports either from the keyboard or the paper tape reader of the teletype. The receiving and transmitting of data are in serial form. Other terminal devices such as typical commercial keyboards, printers, LED's, CRTs and cassettes can readily communicate with the system with proper single interface.

These systems may be reset to zero by using a RESET switch as indicated on the board pin connector list. Debouncing for the switch is provided on the board.

The TEST signal may be transmitted directly to the TEST pin of the 4004 or through a debouncer and one-shot multivibrator. When the TEST signal comes from the one-shot, the program executed by the CPU should be looping through a JCN instruction waiting for TEST signal.

# Teletype Interface

The MCS-4 is designed to operate with all types of terminal devices. A typical example of peripheral interface is the teletype (ASR-33). The SIM4 contains three simple transistor TTY interface circuits. Refer



Teletype Terminal Strip
(See Appendix D for details)

to the appropriate SIM4 schematics for the actual circuit diagrams. One transistor is used for receiving serial data from the teletype, one for transmitting data back to the teletype, and the third for tape reader control.

The teletype must be operating in the full duplex mode. Refer to your teletype operating manual for making connections within the TTY itself. Since all teletypes are not identical, it is impossible to present a general interconnection scheme with either of the SIM4 boards. Many models include a nine terminal barrier strip in the rear of the machine. It is at this point where the connections are made for full duplex operation. The interconnections to the SIM4 for transmit and receive are made at this same point.

To use the teletype reader with the SIM4, the machine must contain a reader power pack. The contacts of a 10V dc relay must be connected in series with the TTY automatic reader (refer to TTY manual) and the coil is connected to the SIM4 tape reader control as shown. This relay must be supplied by the user.

Note that the SIM4 clock generator must remain set at 750 kHz.

In order to sense the start character, data in is also sensed at the TEST input. It requires approximately 110ms for the teletype to transmit or receive eight serial data bits plus three control bits. The first and last bits are idling bits, the second is the start bit, and the following eight bits are data. Each bit stays 9.09ms. While waiting for data to be transmitted, the 4004 is executing a JCN based on the TEST input. When the start character is received, the processor jumps to the TTY processing routine. Under software control, the processor can determine the duration of each bit and strobe the character at the proper time.

A listing of a teletype control program is shown in Section X, Part D.

#### CAUTION:

In one mode of operation, these prototype systems do not truly simulate the activity of the 4001. After the system is reset and the program counter in the CPU is returned to address zero, a two word instruction in the first two steps of the program may be improperly executed. (This is characteristic of the prototype boards, not of the MCS-4 components.) This is the result of an asynchronous reset pulse applied to the "simulated" 4001 ROM memory.

To insure proper operation of the prototype systems one of the following techniques must be implemented:

1. Use a NOP in the first location of program memory (ADDRESS 0). Any other single word instruction may also be used. 2. Use the SYNC pulse to synchronize the reset signal to the system. Then the prototype system will truly simulate the program memory in the 4001.

### B. SIM4-01 / SIM4-02 Specifications

#### **FEATURES:**

 Complete Micro Computer System for Prototyping and/or Production
 Reprogrammable ROMs Simulate 4001s ● TTY Interface on Clock ● Two Phase Clock Generator on Card ● Test and Reset Signal Generator on Card

#### SIM4-01 SPECIFICATIONS

Card Dimensions:

8.4 inches high

5.7 inches deep

MCS-4 Components included on Board:

(sockets included for memory expansion)

one 4004

four 4002s

Maximum Memory Configuration:

four 4002 RAMs - 320 x 4

four 1702 ROMs - 1024 x 8

Operating Speed:

1.35 µs clock period

10.8 µs instruction cycle

DC Power Requirement:

Voltage-

V<sub>CC</sub> = V<sub>SS</sub> = 5V ±5% TTL GND = 0V

 $V_{DD} = -10V \pm 5\%$ 

Current-

No load operation

I<sub>CC</sub> = 1.5 amp

 $I_{DD} = 0.6 \text{ amp}$ 

Worst case loading (16 TTL inputs and outputs)

 $I_{CC} = 1.6 \text{ amp}$ 

 $I_{DD} = 1.5 \text{ amp}$ 


#### Connector:

a. Solder lug type/Amphenol 72 pin connector

P/N 225-23621-101

b. Wire Wrap type/Amphenol 72 pin connector P/N 261-15636-2

c. Wire Wrap type/CDC 72 pin connector P/N VPBOIE36300A1



SIM4-01 Prototyping Board

#### SIM4-02 SPECIFICATIONS

Card Dimensions:

11.5 inches high

9.5 inches deep

MCS-4 Components included on Board:

(sockets included for memory expansion)

one 4004

four 4002s

Maximum Memory Configuration:

sixteen 4002 RAMs - 1280 x 4

sixteen 1702 ROMs - 4096 x 8

Operating Speed:

1.35 µs clock period

10.8 μs instruction cycle

DC Power Requirement:

Voltage-

 $V_{CC} = V_{SS} = 5V \pm 5\%$ 

TTL GND = 0V  $V_{DD} = -10V \pm 5\%$ 

Current-

No load operation

 $I_{CC} = 1.8 \text{ amp}$ 

 $I_{DD} = 0.95 \text{ amp}$ 

Worst case loading (32 TTL inputs and outputs)

I<sub>CC</sub> = 2.75 amps


 $I_{DD} = 1.85 \text{ amp}$ 

Connector

Wire Wrap type/Amphenol

86 pin connector

P/N 261-10043-2



SIM4-02 Prototyping Board

### C. MCS-4 STANDARD MEMORY AND INTERFACE SET (4008/4009)


Both prototype systems, the SIM4-01 and SIM4-02 are designed to permit the use of 1702A PROMs instead of metal masked 4001 ROMs. The TTL used in the prototype systems to simulate the control logic of the 4001 is now embodied in two special interface devices. These new devices, the 4008 and 4009, provide direct interface to standard program memory, either ROM or RAM, and to TTL I/O ports.

The 4008 is used as the address latching unit, accepting twelve bits of address in each of three time periods A1, A2, A3. The address is available to the program memory during M1 and M2 when the CPU accepts instructions and data. The program memory may contain up to sixteen 256 byte pages. The 4008 also stores the I/O port selection code so the appropriate input or output port can be selected during the execution times X2 and X3. Demultiplexing of the eight-bit instruction word from program memory and transmission to the data bus is carried out by the 4009 at M1 and M2 time. By way of a four-bit I/O bus which can communicate with up to sixteen input and output ports, data is transmitted to and from the accumulator of the CPU via the 4009.


These silicon gate p-channel MOS devices packaged in 24-pin dual-in-line packages can replace more than twelve packages of standard TTL logic in systems similar to either the SIM4-01 or SIM4-02. Appendix B provides the complete specification for the 4008 and 4009 along with examples of various system configurations.

# **FEATURES**


- Directly Compatible With 4004 CPU
- Interface 1702A PROMs Directly to 4004 CPU Completely Eliminates TTL Interface
- Permits Program Storage in Alterable Memory
- Easily Combine PROMs (1702A), Metal Mask ROMs (1301), and RAMs (1101, 2102) for Program Storage
- Expanded I/O Port Capability
- Each Port May be Both Input and Output Up to 16 4-bit Input Ports and 16 4-bit Output Ports
- Number of I/O Ports is Independent of the Size of the Program Memory
- I/O Ports and Control Lines are TTL Compatible
- Execute MCS-4 Programs from any Mix of Standard Intel ROMs and RAMs
- New Instruction WPM (Write Program Memory) is Used for Loading Alterable Program Storage (RAM)



Basic MCS-4 System Using 4008 and 4009



# D. SIM4-01 Prototype System



MCS-4 System Using 1701 PROM




Figure 17. SIM4-01 System Block Diagram




Figure 18. SIM4-01 Clock Generator, Test Signal, Reset Generator and Teletype Interface Detail Drawings




Figure 19. SIM4-01 Complete Schematic (PC 114-C)





Figure 20. Component Side of SIM4-01 Board

Solder Connector P/N 225-23621-101 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 | Amphenol Wirewrap Connector P/N 261-15636-2 2 4 6 8 10 12 14 16 18 20 22 24 26 28 30 32 34 35 36 | Amphenol Wirewrap Connector P/N VPB01E36E00A1 1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31 33 35 37 39 41 43 45 47 49 51 53 55 57 59 61 63 65 67 69 71 CDC

Figure 21. Pin Definition — Reverse Side of SIM4-01 Board

| PIN<br>NO. | SYMBOL                             | DESCRIPTION   |
|------------|------------------------------------|---|
| 1          | -10V                               | -10VDC POWER SUPPLY - VDD   |
| 3          | GND                                | OV - TTL GROUND   |
| 5          | +5 <b>v</b>                        | +5VDC POWER SUPPLY - VCC AND VSS  |
| 37         | TS                                 | TEST SWITCH CONTROL (NORMALLY OPEN)   |
| 45         | TR                                 | TEST SWITCH CONTROL (NORMALLY CLOSED)   |
| 41<br>43   | RS <sub>1</sub><br>RS <sub>2</sub> | RESET SWITCH CONTROL (NORMALLY OPEN) RESET SWITCH CONTROL (NORMALLY CLOSED)           |
| 49         | TTY(R1)                            | TELETYPE KEYBOARD or TAPE READER CONNECTION 1   |
| 53         | TTY(R2)                            | TELETYPE KEYBOARD or TAPE READER CONNECTION 2   |
| 55         | TTY(T1)                            | TELETYPE TAPE READER CONTROL  |
| 69         | TTY(X1)                            | TELETYPE PRINTER CONNECTION 1   |
| 71         | TTY(X2)                            | TELETYPE PRINTER CONNECTION 2   |
| 51<br>47   | Ø <sub>1L</sub>                    | PHASE 1 CLOCK   |
| 67         | Ø <sub>2L</sub><br>D <sub>0</sub>  | PHASE 2 CLOCK DATA BUS 0  |
| 65         | $\mathtt{D}_1$                     | DATA BUS 1 — MOS COMPATIBLE OUT   |
| 64         | D <sub>2</sub>                     | DATA BUS 2  |
| 63         | D <sub>3</sub><br>SYNC             | DATA BUS 3  MACHINE CYCLE SYCHRONIZATION SIGNAL                                       |
| 66<br>61   | CM-RAM <sub>1</sub>                | RAM BANK 1 COMMAND LINE   |
| 59         | CM-RAM2                            | RAM BANK 2 COMMAND LINE   |
| 57         | CM-RAM3                            | RAM BANK 3 COMMAND LINE   |
| 68         | TEST                               | TEST SIGNAL USED IN CONJUNCTION WITH JCN INSTR. RESET SIGNAL USED TO CLEAR THE SYSTEM |
| 72         | RESET                              |   |
| 39<br>17   | I (A-0)<br>I (A-1)                 | ROM INPUT PORT, ROM O ROM INPUT PORT, ROM O   |
| 13         | I (A-2)                            | ROM INPUT PORT, ROM 0   |
| 9          | I (A-3)                            | RQM INPUT PORT, ROM 0   |
| 15         | I (B-0)                            | ROM INPUT PORT, ROM 1   |
| 19<br>11   | I (B-1)<br>I (B-2)                 | ROM INPUT PORT, ROM 1 ROM INPUT PORT, ROM 1   |
| 7          | I (B-3)                            | ROM INPUT PORT, ROM 1 TTL COMPATIBLE IN   |
| 35         | I (C-0)                            | ROM INPUT PORT, ROM 2   |
| 29         | I (C-1)                            | ROM INPUT PORT, ROM 2   |
| 27<br>21   | I (C-2)<br>I (C-3)                 | ROM INPUT PORT, ROM 2 ROM INPUT PORT, ROM 2   |
| 33         | I (D-0)                            | ROM INPUT PORT, ROM 3   |
| 31         | I (D-1)                            | ROM INPUT PORT, ROM 3   |
| 25<br>23   | I (D-2)<br>I (D-3)                 | ROM INPUT PORT, ROM 3 ROM INPUT PORT, ROM 3   |
| 26         | 0 (A-0)                            | ROM OUTPUT PORT, ROM O  |
| 24         | 0 (A-1)                            | ROM OUTPUT PORT, ROM O  |
| 10         | 0 (A-2)                            | ROM OUTPUT PORT, ROM O  |
| 12         | 0 (A-3)                            | ROM OUTPUT PORT, ROM O  |
| 32<br>28   | 0 (B-0)<br>0 (B-1)                 | ROM OUTPUT PORT, ROM 1 ROM OUTPUT PORT, ROM 1   |
| 30         | 0 (B-2)                            | ROM OUTPUT PORT, ROM 1  |
| 22         | 0 (B-3)                            | ROM OUTPUT PORT, ROM 1 - TTL COMPATIBLE OUT   |
| 16         | 0 (C-0)                            | ROM OUTPUT PORT, ROM 2  |
| 18<br>20   | 0 (C-1)<br>0 (C-2)                 | ROM OUTPUT PORT, ROM 2 ROM OUTPUT PORT, ROM 2   |
| 14         | 0 (C-3)                            | ROM OUTPUT PORT, ROM 2  |
| 4          | 0 (D-0)                            | ROM OUTPUT PORT, ROM 3  |
| 6          | 0 (D-1)                            | ROM OUTPUT PORT, ROM 3  |
| 8<br>2     | 0 (D-2)<br>0 (D-3)                 | ROM OUTPUT PORT, ROM 3 ROM OUTPUT PORT, ROM 3   |
| 70         | RO(A-0)                            | RAM OUTPUT PORT, RAM 0 — TRANSISTOR BUFFER OUT  |
| 62         | RO(A-1)                            | RAM OUTPUT PORT, RAM 0  |
| 60         | RO(A-2)                            | RAM OUTPUT PORT, RAM 0 MOS COMPATIBLE OUT   |
| 58<br>56   | RO(A-3)<br>RO(B-0)                 | RAM OUTPUT PORT. RAM 0 TRANSISTOR BUFFER OUT  |
| 54         | RO(B-1)                            | RAM OUTPUT PORT, RAM 1  |
| 52         | RO(B-2)                            | RAM OUTPUT PORT, RAM 1  |
| 50         | RO(B-3)                            | RAM OUTPUT PORT, RAM 1  |
| 48<br>46   | RO(C-0)<br>RO(C-1)                 | RAM OUTPUT PORT, RAM 2 RAM OUTPUT PORT, RAM 2   |
| 44         | RO(C-2)                            | RAM OUTPUT PORT, RAM 2 MOS COMPATIBLE OUT   |
| 42         | RO(C-3)                            | RAM OUTPUT PORT, RAM 2  |
| 40         | RO(D-0)                            | RAM OUTPUT PORT, RAM 3  |
| 38<br>36   | RO(D-1)<br>RO(D-2)                 | RAM OUTPUT PORT, RAM 3 RAM OUTPUT PORT, RAM 3   |
| 34         | RO(D-3)                            | RAM OUTPUT PORT, RAM 3  |
|            |                                    |   |








Figure 24. SIM4-02 Complete Schematic



NOTES: Unless otherwise specified.

- 1. All diodes are 1N914.
- 2. All transistors are EN2907
- 3. Resistor values are in ohms 1/4 W, 10%
- 4. Capacitor values are in microfarads
- 5. A29 and A30 was 3015
- 6. R1-R8 option for additional memory only
  - \*Factory Selected

Figure 25. Component Side of SIM4-02 Board



**Amphenol Connector** 

PN 261-10043-2

Figure 26. Pin Definition - Reverse Side of SIM4-02 Board

### SIM4-02 Board Pin Description

(inputs and outputs designated with respect to negative logic)

| PIN<br>NO. | CONNECTOR  | SYMBOL       | DESCRIPTION                  |            | PIN<br>NO. | CONNECTOR | SYMBOL    | DESCRIPTION  |
|------------|------------|--------------|------------------------------|------------|------------|-----------|-----------|--|
| 6 & 8      | J2         | +5 <b>V</b>  | +5VDC Power Supply           |            | 67         | J1        | 0 (D-0)   | ROM OUTPUT PORT, ROM 3   |
| 10 & 12    | Ј2         | -10 <b>V</b> | -10VDC Power Supply          |            | 72         | J1        | 0 (D-1)   |  |
| 2 & 4      | . д2       | GND          | Ground                       |            | 70         |           |           | ROM OUTPUT PORT, ROM 3   |
| 2 & 4      | J1         | SPARE        | Not Used                     |            | 74         | J1        | 0 (D-2)   | ROM OUTPUT PORT, ROM 3   |
| 1          | л          | I (A-0)      | ROM INPUT PORT, ROM          | 1          | ı          |           | 0 (D-3)   | ROM OUTPUT PORT, ROM 3   |
| 5          | J1         | I (A-1)      | ROM INPUT PORT, ROM Ø        |            | 57         | J1        | 0 (E-0)   | ROM OUTPUT PORT, ROM 5   |
| 13         | Л1         | I (A-2)      | ROM INPUT PORT, ROM Ø        |            | 64         | J1        | 0 (E-1)   | ROM OUTPUT PORT, ROM 5   |
| 9          | J1         | I (A-3)      | ROM INPUT PORT, ROM Ø        |            | 68         | J1        | 0 (E-2)   | ROM OUTPUT PORT, ROM 5   |
| 17         | J1         | I (B-0)      | ROM INPUT PORT, ROM 1        |            | 63         | J1        | 0 (E-3)   | ROM OUTPUT PORT, ROM 5   |
| 3          | J <b>1</b> | I (B-1)      | ROM INPUT PORT, ROM 1        |            | 58         | J1        | 0 (F-0)   | ROM OUTPUT PORT, ROM 5  ROM OUTPUT PORT, ROM 4  ROM OUTPUT PORT, ROM 4  ROM OUTPUT PORT, ROM 4  ROM OUTPUT PORT, ROM 4 |
| 15         | J1         | I (B-2)      | ROM INPUT PORT, ROM 1        |            | 60         | J1        | 0 (F-1)   | ROM OUTPUT PORT, ROM 4   |
| 7          | J1         | I (B-3)      |                              |            | 55         | J1        | 0 (F-2)   | ROM OUTPUT PORT, ROM 4   |
| 20         | J1         | I (C-0)      | ROM INPUT PORT, ROM 1        |            | 62         | J1        | 0 (F-3)   | ROM OUTPUT PORT, ROM 4   |
|            | J1         |              | ROM INPUT PORT, ROM 2        |            | 59         | J1        | 0 (G-0)   | ROM OUTPUT PORT, ROM 6   |
| 21         |            | I (C-1)      | ROM INPUT PORT, ROM 2        |            | 61         | J1        | 0 (G-1)   | ROM OUTPUT PORT, ROM 6   |
| 27         | J1         | I (C-2)      | ROM INPUT PORT, ROM 2        |            | 66         | J1        | 0 (G-2)   | ROM OUTPUT PORT, ROM 6   |
| 22         | J1         | I (C-3)      | ROM INPUT PORT, ROM 2        | ,          | 65         | J1        | 0 (G-3)   | ROM OUTPUT PORT, ROM 6   |
| 23         | J1         | I (D-0)      | ROM INPUT PORT, ROM 3        | INPUTS     | 80         | J1        | 0 (H-O)   | ROM OUTPUT PORT, ROM 7   |
| 19         | Л1         | I (D-1)      | ROM INPUT PORT, ROM 3        | N N        | 78         | J1        | 0 (H-1)   | ROM OUTPUT PORT, ROM 7   |
| 25         | J1         | I (D-2)      | ROM INPUT PORT, ROM 3        |            | 73         | J1        | 0 (H-2)   | ROM OUTPUT PORT, ROM 7   |
| 18         | J1         | I (D-3)      | ROM INPUT PORT, ROM 3        | 118        | <b>7</b> 5 | J1        | 0 (H-3)   | ROM OUTPUT PORT, ROM 7 _ U   |
| 29         | J1         | I (E-0)      | ROM INPUT PORT, ROM 4        | COMPATIBLE | 14         | J2 .      | RO (A-0)  | RAM OUTPUT PORT BANK O, RAM O —  |
| 26         | J1         | I (E~1)      | ROM INPUT PORT, ROM 4        | ο<br>O     | 20         | Ј2        | RO (A-1)  | RAM OUTPUT PORT BANK O, RAM O  |
| 33         | J1         | I (E-2)      | ROM INPUT PORT, ROM 4        |            | 19         | ј2 `      | RO (A-2)  | RAM OUTPUT PORT, BANK O, RAM O   |
| 30         | J1         | I (E-3)      | ROM INPUT PORT, ROM 4        | H          | 18         | Ј2        | RO (A-3)  | RAM OUTPUT PORT, BANK O, RAM O   |
| 31         | J1         | I (F-0)      | ROM INPUT PORT, ROM 5        |            | 45         | Ј2        | RO (A-4)  | RAM OUTPUT PORT, BANK O, RAM 1 — 5   |
| 24         | J1         | I (F-1)      | ROM INPUT PORT, ROM 5        | ľ          | 27         | Ј2        | RO (A-5)  |  |
| 35         | Ј1         | I (F-2)      | ROM INPUT PORT, ROM 5        |            | 25         | J2        | RO (A-6)  | RAM OUTPUT PORT, BANK 0, RAM 1 W H   |
| 28         | J1         | I (F-3)      | ROM INPUT PORT, ROM 5        |            | 26         | J2        | RO (A-7)  | RAM OUTPUT PORT, BANK O, RAM 1   |
| 37         | J1         | I (G-0)      | ROM INPUT PORT, ROM 6        | İ          | 36         | Ј2        | RO (A-8)  | RAM OUTPUT PORT, BANK O, RAM 2   |
| 34         | J1         | I (G-1)      | ROM INPUT PORT, ROM 6        | }          | 35         | J2        | RO (A-9)  | RAM OUTPUT PORT, BANK O, RAM 2   |
| 42         | J1         | I (G-2)      | ROM INPUT PORT, ROM 6        |            | 33         | J2        | RO (A-10) | RAM OUTPUT PORT, BANK O, RAM 2   |
| 40         | J1         | I (G-3)      | ROM INPUT PORT, ROM 6        |            | 34         | Ј2        | RO (A-11) | RAM OUTPUT PORT, BANK O, RAM 2   |
| 36         | ј л        | I (H-0)      | ROM INPUT PORT, ROM 7        | 1          | 44         | Ј2        | RO (A-12) | RAM OUTPUT PORT, BANK O, RAM 3   |
| 32         | J1         | I (H-1)      | ROM INPUT PORT, ROM 7        |            | 43         | Ј2        | RO (A-13) | RAM OUTPUT PORT, BANK O, RAM 3   |
| 41         | Ј1         | I (H-2)      | ROM INPUT PORT, ROM 7        | 1          | 41         | Ј2        | RO (A-14) | RAM OUTPUT PORT, BANK O, RAM 3   |
| 39         | J1         | I (H-3)      | ROM INPUT PORT, ROM 7        |            | 42         | Ј2        | RO (A-15) |  |
| 82         | J2         | TTY (R)      | TELETYPE RECEIVER CONNECTION | 1          | 53         | Ј2        | R1 (A-0)  | RAM OUTPUT PORT, BANK 1, RAM 0   |
| 14         | Ј2         | TTY (X)      | TELETYPE TRANSMITTER CONNECT | TION       | 54         | Ј2        | R1 (A-1)  | RAM OUTPUT PORT, BANK 1, RAM 0   |
| 45         | J2         | TTY (T)      | TAPE READER CONTROL          |            | 52         | J2        | R1 (A-2)  | RAM OUTPUT PORT, BANK 0, RAM 3 H H H H H H H H H H H H H H H H H H   |
| 48         | J1         | 0 (A-0)      | ROM OUTPUT PORT, ROM Ø       |            | 51         | J2        | R1 (A-3)  |  |
| 47         | J1         | 0 (A-1)      | ROM OUTPUT PORT, ROM Ø       |            | 59         | J2        | R1 (A-4)  | RAM OUTPUT PORT, BANK 1, RAM 0 O O O O O   |
| 54         | Ј1         | 0 (A-2)      | ROM OUTPUT PORT, ROM Ø       |            | 64         | J2        | R1 (A-5)  | RAM OUTPUT PORT, BANK 1, RAM 1   |
| 51         | Ј1         | 0 (A-3)      | ROM OUTPUT PORT, ROM Ø       | ш          | 62         | J2<br>J2  | R1 (A-6)  | RAM OUTPUT PORT, BANK 1, RAM 1   |
| 46         | Ј1         | 0 (B-0)      | ROM OUTPUT PORT, ROM 1       | 181        | 57         |           | R1 (A-6)  | RAM OUTPUT PORT, BANK 1, RAM 1   |
| 43         | Ј1         | 0 (B-1)      | ROM OUTPUT PORT, ROM 1       | PA         | 76         | J2<br>J2  | R1 (A-7)  | RAM OUTPUT PORT, BANK 1, RAM 2   |
| 44         | J1         | 0 (B-2)      | ROM OUTPUT PORT, ROM 1       | COMPATIBLE | 73         | J2        | R1 (A-9)  | RAM OUTPUT PORT, BANK 1, RAM 2   |
| 45         | J1         | 0 (B-3)      | ROM OUTPUT PORT, ROM 1       | ا ب        | 71         | J2<br>J2  | R1 (A-10) | RAM OUTPUT PORT, BANK 1, RAM 2   |
| 49         | J1         | 0 (C-0)      | ROM OUTPUT PORT, ROM 2       | Ĕ          | 69         | J2        | R1 (A-11) | RAM OUTPUT PORT, BANK 1, RAM 2   |
| 50         | J1         | 0 (C-1)      | ROM OUTPUT PORT, ROM 2       |            | 78         | J2        | R1 (A-11) |  |
| 52         | J1         | 0 (C-2)      | ROM OUTPUT PORT, ROM 2       |            | 77         | J2        | R1 (A-13) | RAM OUTPUT PORT, BANK 1, RAM 3   |
| 56         | J1         | 0 (C-3)      | ROM OUTPUT PORT, ROM 2       |            | 80         |           | R1 (A-14) | RAM OUTPUT PORT, BANK 1, RAM 3   |
| 1          |            |              |                              |            |            | Ј2        | VI (W-14) | RAM OUTPUT PORT, BANK 1, RAM 3_  |

| PIN<br>NO. | CONNECTOR | SYMBOL    | DESCRIPTION  |
|------------|-----------|-----------|--|
| 79         | J2        | R1 (A-15) | RAM OUTPUT PORT, BANK 1, RAM 3   |
| 47         | J2        | R2 (A-0)  | RAM OUTPUT PORT, BANK 2, RAM 0   |
| 48         | J2        | R2 (A-1)  | RAM OUTPUT PORT, BANK 2, RAM O   |
| 50         | J2        | R2 (A-2)  | RAM OUTPUT PORT, BANK 2, RAM O   |
| 49         | J2        | R2 (A-3)  | RAM OUTPUT PORT, BANK 2, RAM O   |
| 56         | J2        | R2 (A-4)  | RAM OUTPUT PORT, BANK 2, RAM 1   |
| 55         | Ј2        | R2 (A-5)  | RAM OUTPUT PORT, BANK 2, RAM 1   |
| 58         | Ј2        | R2 (A-6)  | RAM OUTPUT PORT, BANK 2, RAM 1   |
| 60         | Ј2        | R2 (A-7)  | RAM OUTPUT PORT, BANK 2, RAM 1   |
| 66         | Ј2        | R2 (A-8)  | RAM OUTPUT PORT, BANK 2, RAM 2   |
| 63         | Ј2        | R2 (A-9)  | RAM OUTPUT PORT, BANK 2, RAM 2   |
| 65         | Ј2        | R2 (A-10) | RAM OUTPUT PORT, BANK 2, RAM 2   |
| 67         | Ј2        | R2 (A-11) | RAM OUTPUT PORT, BANK 2, RAM 2  RAM OUTPUT PORT, BANK 2, RAM 2  RAM OUTPUT PORT, BANK 2, RAM 3  RAM OUTPUT PORT, BANK 2, RAM 3  RAM OUTPUT PORT, BANK 2, RAM 3 |
| 74         | Ј2        | R2 (A-12) | RAM OUTPUT PORT, BANK 2, RAM 3   |
| 72         | Ј2        | R2 (A-13) | RAM OUTPUT PORT, BANK 2, RAM 3   |
| 70         | J2        | R2 (A-14) | RAM OUTPUT PORT, BANK 2, RAM 3   |
| 68         | Ј2        | R2 (A-15) | RAM OUTPUT PORT, BANK 2, RAM 3   |
| 11         | Ј2        | R3 (A-0)  | RAM OUTPUT PORT, BANK 3, RAM 0   |
| 13         | J2        | R3 (A-1)  | RAM OUTPUT PORT, BANK 3, RAM 0   |
| 15         | J2        | R3 (A-2)  | RAM OUTPUT PORT, BANK 3, RAM 0   |
| 17         | J2        | R3 (A-3)  | RAM OUTPUT PORT, BANK 3, RAM 0   |
| 22         | J2        | R3 (A-4)  | RAM OUTPUT PORT, BANK 3, RAM 1   |
| 21         | J2        | R3 (A-5)  | RAM OUTPUT PORT, BANK 3, RAM 1   |
| 23         | J2        | R3 (A-6)  | RAM OUTPUT PORT, BANK 3, RAM 1   |
| 24         | Ј2        | R3 (A-7)  | RAM OUTPUT PORT, BANK 3, RAM 1   |
| 30         | Ј2        | R3 (A-8)  | RAM OUTPUT PORT, BANK 3, RAM 2   |
| 29         | Ј2        | R3 (A-9)  | RAM OUTPUT PORT, BANK 3, RAM 2   |
| 31         | Ј2        | R3 (A-10) | RAM OUTPUT PORT, BANK 3, RAM 2   |
| l          |           |           |  |

| PIN<br>NO. | CONNECTOR | SYMBOL                        | DESCRIPTION  |
|------------|-----------|-------------------------------|--|
| 32         | Ј2        | R3 (A-11)                     | RAM OUTPUT PORT, BANK 3, RAM 2   |
| 38         | J2        | R3 (A-12)                     | RAM OUTPUT PORT, BANK 3, RAM 3   |
| 37         | Ј2        | R3 (A-13)                     | RAM OUTPUT PORT, BANK 3, RAM 3   |
| 39         | J2        | R3 (A-14)                     | RAM OUTPUT PORT, BANK 3, RAM 3   |
| 40         | Ј2        | R3 (A-15)                     | RAM OUTPUT PORT, BANK 3, RAM 3   |
| 86         | J1        | CM-RAM <sub>1</sub>           | RAM OUTPUT PORT, BANK 3, RAM 3 RAM OUTPUT PORT, BANK 3, RAM 3 RAM OUTPUT PORT, BANK 3, RAM 3 RAM BANK 1 COMMAND LINE RAM BANK 2 COMMAND LINE |
| 83         | J1        | CM-RAM <sub>2</sub>           | RAM BANK 2 COMMAND LINE  |
| 16         | Ј2        | CM-RAM <sub>3</sub>           | RAM BANK 3 COMMAND LINE  |
| 84         | Ј2        | SYNC(TTL)                     | MACHINE CYCLE SYNCHRONIZATION SIG. (TTL LEVELS)  |
| 9          | J2        | CM-ROM                        | MOS (EXPANSION)  |
| 81         | Ј2        | TS <sub>1</sub>               | TEST SWITCH CONTROL (NORMALLY OPEN)  |
| 85         | Ј2        | TS <sub>2</sub>               | TEST SWITCH CONTROL (NORMALLY CLOSED)  |
| 83         | Ј2        | RS <sub>1</sub>               | RESET SWITCH CONTROL (NORMALLY OPEN)   |
| 86         | Ј2        | RS <sub>2</sub>               | RESET SWITCH CONTROL (NORMALLY CLOSED)   |
| 5          | Ј2        | Ø1L MOS                       | PHASE 1 CLOCK  |
| 7          | Ј2        | Ø2L MOS                       | PHASE 2 CLOCK  |
| 3          | J2        | RESET                         | RESET SIGNAL FOR 4004 (EXPANSION)  |
| 1          | J2        | TEST                          | TEST SIGNAL FOR 4004 (EXPANSION)   |
| 38         | J1        | SRI                           | ROM INPUT PORT STROBE (EXPANSION)  |
| 53         | J1        | SRO                           | ROM OUTPUT PORT STROBE (EXPANSION)   |
| 16         | J1        | RD <sub>O</sub>               | ROM DATA OUTPUT O (EXPANSION)  |
| 14         | J1        | RD <sub>1</sub>               | ROM DATA OUTPUT 1 (EXPANSION)  |
| 12         | J1        | RD <sub>2</sub>               | ROM DATA OUTPUT 2 (EXPANSION)  |
| 10         | J1        | RD3                           | ROM DATA OUTPUT 3 (EXPANSION)  |
| 8          | J1        | RD4                           | ROM DATA OUTPUT 4 (EXPANSION)  |
| 6          | J1        | RD5                           | ROM DATA OUTPUT 5 (EXPANSION)  |
| 4          | J1        | RD6                           | ROM DATA OUTPUT 6 (EXPANSION)  |
| 2          | J1        | RD7                           | ROM DATA OUTPUT 7 (EXPANSION)  |
| 79         | J1        | A <sub>2</sub> Ø <sub>2</sub> | ROM MIDDLE ADDRESS SELECT EXPANSION  |
| 82         | J1        | A <sub>1</sub> Ø <sub>2</sub> | ROM LOWER ADDRESS SELECT EXPANSION   |
| 81         | J1        | A <sub>3</sub> Ø <sub>2</sub> | ROM UPPER ADDRESS SELECT EXPANSION   |
| 85         | J1        | d <sub>O</sub>                | DATA BUS 0 (TTL COMPATIBLE)  |
| 76         | Ј1        | d <sub>1</sub>                | DATA BUS 1 (TTL COMPATIBLE)  |
| 71         | Ј1        | d <sub>2</sub>                | DATA BUS 2 (TTL COMPATIBLE)  |
| 77         | J1        | d <sub>3</sub>                | DATA BUS 3 (TTL COMPATIBLE)  |

# XII. SAMPLE SIXTEEN DIGIT DECIMAL ADDITION PROGRAM WITH TTY KEYBOARD and PRINTER INTERFACE (Intel ROM Program Number A0700)

An MCS-4 program has been developed to demonstrate both the control and arithmetic features of this microcomputer system. This program adds a sixteen digit integer to the content of the accumulator and prints the new content of the accumulator. The programmed ROM may be used with either the SIM4-01 or SIM4-02 prototyping system. Input/output capability is provided by an ASR 33 teletype. The prototyping system and the teletype should be connected as shown in Section XIII. The TTY, keyboard interrogation, arithmetic operation, and TTY Printer output are all controlled by the CPU (4004) using this special decimal addition program.

#### To use this program:

- Insert the ROM in ROM position zero in the prototype system and reset the system, including the accumulator, to zero.
- 2) Enter from one to sixteen integers from the TTY keyboard.
- 3) If fewer than sixteen digits are entered, depress the key.
- 4) The number entered is added to the content of the accumulator.
- 5) This procedure may be repeated until the content of the sixteen digit accumulator overflows (X's will be printed). This overflow will automatically reset the system.
- 6) To reset the system at any other time, use the reset switch.

This program uses both the keyboard process routine and decimal addition routine explained earlier in this manual. In addition, the TTY printing subroutine is used.

### Example of Addition Program

Printout On Teletype

|                         | Reset System                 |
|-------------------------|------------------------------|
| 1234 +                  |                              |
| 1234                    | Printed result               |
| 22 +                    | Enter number and add command |
| 1256 ————               | Printed result               |
| 111111111111111 —       |                              |
| 1111111111112367        | Printed result               |
| 9999999999999999999     | ——————Enter sixteen digits   |
| xxxxxxxxxx <del>-</del> | Resulting overflow           |
|                         | System automatically reset   |

The listing of tape A0700 follows.

# SIXTEEN DIGIT INTEGER ADDITION MICROPROGRAM WITH TTY KEYBOARD AND PRINTER INTERFACE

```
/ PROPERTY OF INTEL CORP SANTA CLARA CALIFORNIA
          / PROGRAM APE-C020-4 I4004 16-DIGIT ADDING-
            MACHINE W/TTY-KBD DRIVER
          / PROGRAMMER PHIL TAI ; APPLICATIONS ENGINEERING
          / DATE OCTOBER 27,1971 @ 0830
           / PALL-IV ASSEMBLER
          *0000
          DECIMAL
0000 0337 BEGIN,
                  LDM 15
                                    / SET RAM (0) PORT TO 111118
0001 0040
0002 0000
                   FIM 0<;0
0003 0041
                   SRC 0<
0004 0341
                   WMP
0005 0320
                   LDM Ø
0006 0044
0007 0000
                   FIM 2<;0
                                    /IR(4-5)=0
0010 0046
0011 0012
                   FIM 3<;10
                                    /IR(6)=0; (R(7)=10
0012 0045 REP,
                   SRC 2<
0013 0342
                   WRR
0014 0144
                   INC 4
0015 0167
0016 0012
                   ISZ 73 REP
                                    / SET DIGIT CNTR
/ IR(13)=0
0017 0320 NEXT.
                   LDM 0
0020 0275
                   XCH 13
0021 0044
0022 0060
                   FIM 2<;48
                                    / IR(4)=3;IR(5)=0
0023 0120
0024 0260
                   JMS ; CLRRAM
                                    / CLEAR RAM
0025 0120
0026 0367
                   JMS ; CRLF
                                    / POSITION CARRIAGE
0027 0361
                   CLC
          " TEST TTY/KBD INPUTS
0030 0021
0031 0030 ST,
                   JCN TZ;ST
0032 0120
0033 0271
                   JMS; SBR1
0034.0040
0035 0015
                                    / IR(0)=0; IR(1)=13
                   FIM 0<;13
0036 0161
0037 0036 TEST,
                   ISZ 1; TEST
0040 0041
                   SRC 0<
0341 0352
                   RDR
0042 0364
                   CMA
0043 0341
                   WMP
0044 0120
0045 0300
                   JMS; SBR2
0046 0040
0047 0000
                   FIM 0<30
                                    / IR(0-1)=0
0050 0320
                   LDM Ø
0051 0262
                   XCH 2
                                    IR(2) = 0
0052 0320
                   LDM Ø
0053 0263
                   XCH 3
                                    / IR(3)=0
0054 0330
                   LDM 8
0055 0264
                   XCH 4
                                    / IR(4)-8
0056 0120
0057 0271 STI,
                   JMS 3 SBR1
0060 0361
                   CLC
0061 0041
                   SRC 0<
0062 0352
                   RDR
                                    / READ DATA INPUT
0063 0364
                   CMA
0064 0341
                   WM P
0065 0366
                                    / STORE DATA IN CARRY
                   RAR
0066 0242
                   LD 2
                                    / LOAD AC=IR(2)
0067 0366
                   RAR
                                    / TRANSFERE BIT
0070 0262
                   XCH 2
                                    / RESTORE NEW DATA WORD
0071 0243
                   LD 3
0072 0366
                   RAR
0073 0263
                   XCH 3
                                    / EXTEND REGISTER TO MAKE 8 BITS
0074 0120
0075 0300
                   JMS ; SBR2
0076 0164
0077 0056
                   ISZ 4; ST1
0100 0337
                   LDM 15
```

```
0101 0040
0102 0000
                   FIM 0<;0
0103 0041
                   SRC 0<
0104 0341
                   WMP
0105 0333 COMADD, LDM 11
0106 0223
                   SUB 3
0107 0361
                   CLC
0110 0024
0111 0154
                   JCN AZ; ADDITN / IF AC=0; JUMP
0112 0050
0113 0100 WRITE, FIM 4<;64
                                    / IR(8) = 43 IR(9) = 0
0114 0243
                   LD 3
0115 0051
                   SRC 4<
0116 0342
                   WRR
0117 0150
                   INC 8
0120 0242
                   LD 2
0121 0051
                   SRC 4<
0122 0342
                   WRR
0123 0040
0124 0001 STORE, FIM 0<;1
                                    / IR(0)=0; IR(1)=1
0125 0044
0126 0077
                   FIM 2<;63
                                    / IR(4)=3; IR(5)=15
0127 0046
0130 0076
                   FIM 3<162
                                    / IR(6)=3; IR(7)=14
0131 0047 REP1.
                   SRC 3<
0132 0351
                   RDM
0133 0045
                   SRC 2<
0134 0340
                   WRM
0135 0245
                   LD 5
0136 0370
                   DAC
0137 0265
                   XCH 5
0140 0361
                   \mathsf{CL}\,\mathsf{C}
0141 0247
                   LD 7
0142 0370
                   DAC
0143 0267
                   XCH 7
0144 0361
                   CL C
0145 0161
                   ISZ 1; REP1
0146 0131
0147 0243
                   LD 3
0150 0045
                   SRC 2<
0151 0340
                   WRM
0152 0175
0153 0030
                   ISZ 13; ST
0154 0120
0155 0367 ADDITN, JMS ; CRLF
                                    / POSITION CARRIAGE
0156 0040
0157 0000
                   FIM 0<;0
                                    / IR(0-1)=0
0160 0044
0161 0060
                   FIM 2<;48
                                    / IR(4)=3; IR(5)=0
0162 0320
                   LDM Ø
0163 0266
                   XCH 6
0164 0361
                   CLC
                   SRC 2<
0165 0045 ADI,
0166 0351
                   R DM
0167 0041
                   SRC Ø<
0170 0353
                   ADM
0171 0373
                   DAA
0172 0340
                   WRM
0173 0141
                   INC 1
0174 0145
                   INC 5
0175 0166
0176 0165
                   ISZ 6; AD1
0177 0022
0200 0242 OVERFL, JCN CN;XXX
                                    / TEST FOR CARRY
0201 0054
0202 0017
                   FIM 6<315
                                    / IR(12)-0; IR(13)=15
0203 0320
                   LDM Ø
0204 0272
                   XCH 10
0205 0044
0206 0000
                   FIM 2<10
0207 0321
                   LDM 1
0210 0045
                   SRC 2<
0211 0344
                   WRØ
0212 0045 AD2,
                   SRC 2<
0213 0354
                   RDØ
0214 0366
                   RAR
0215 0055
                   SRC 6<
0216 0351
                   R DM
```

```
0217 0034
                                  / TEST FOR AC.NE.0
                  JCN AN; SKP1
0220 0223
0221 0022
                  JCN CN; SKIP
                                   / TEST FOR CA=1
0222 0233
0223 0263 SKP1,
                  XCH 3
                  LDM 11
0224 0333
0225 0262
                  XCH 2
0226 0320
                  LDM Ø
0227.0045
                  SRC 2<
0230 0344
                  WRØ
0231 0120
                  JMS & PRINT
0232 0307
0233 0255 SKIP,
                  LD 13
0234 0370
                  DAC
0235 0275
                  XCH 13
0236 0172
0237 0212
                  ISZ 10;AD2
0240 0100
                  JUN ; NEXT
0241 0017
0242 0320 XXX,
                  LDM Ø
0243 0272
                  XCH 10
0244 0042
0245 0330 OVFL1, FIM 1<;216
                                  / IR(1)=8; IR(2)=13 [X]
0246 0120
                   JMS & PRINT
0247 0307
0250 0172
0251 0244
                  ISZ 10;0VFL1
0252 0044
0253 0000
                  FIM 2<;0
0254 0120
0255 0260
                   JMS 3 CL RRAM
0256 0100
0257 0017
                   JUN SNEXT
0260 0320 CLRRAM, LDM 0
0261 0261
                   XCH 1
0262 0320 CLEAR,
                  LDM 0
0263 0045
                   SRC 2<
0264 0340
                   WRM
0265 0145
                  INC 5
0266 0161
0267 0262
                  ISZ 1; CLEAR
0270 6300
                  BBL
          / SUBROUTINE
0271 0040
0272 0000 SBR1,
                  FIM 0<30
                                  / IR(0-1)=0
                                   1547
0273 0160
0274 0273 L1,
                  ISZ Ø;L1
0275 0161
0276 0273
                  ISZ 1;L1
0277 0300
                   BBL
0300 0040
0301 0010 SBR2,
                  FIM 0<38
                                   / IR(0)=0, IR(1)=8
0302 0160
0303 0302 L2,
                  ISZ Ø;L2
                                   / 275
0304 0161
0305 0302
                  ISZ 13L2
0306 0300
                  BBL
            PRINT ROUTINE
0307 0040
0310 0020 PRINT.
                 FIM 0<;16
                                   / IR(0)=1; IR(1)=0
0311 0327
                  LDM 7
0312 0041
                   SRC Ø<
0313 0340
                   WRM
0314 0141
                  INC 1
0315 0263
                   XCH 3
0316 0041
                  SRC Ø<
0317 0340
                   WRM
0320 0141
                  INC 1
0321 0262
                  XCH 2
0322 0041
                   SRC 0<
0323 0340
                  WRM
0324 0050
0325 0020
                  FIM 4<316
                                   / IR(8)=1; IR(9)=0
0326 0042
0327 0320
                  FIM 1<;208
                                 / IR(2)=13, IR(3)=0
```

```
0330 0044
0331 0014 ST7.
                   FIM 2<312
                                   / IR(4)=0, IR(5)=12
0332 0051
                   SRC 4<
0333 0351
                  R DM
0334 0341 ST8,
                   WMP
0335 0264
                   XCH 4
                                   / SAVE C(AC) IN INDEX REG 4
0336 0120 0337 0271
                                   / DELAY ROUTINE #1
                   JMS; SBR1
0340 0120
0341 0300
                   JMS; SBR2
                                    / DELAY ROUTINE #2
0342 0264
                   XCH 4
                                    / RESTORE SAVED C(AC)
0343 0165
                   ISZ 5; S19
0344 0360
                                    / NUMBER OF ROTATIONS
                                    / NUMBER OF DIGITS
0345 0151
                   INC 9
0346 0000
                   NOP
0347 0000
                   NOP
0350 0000
                   NOP
0351 0000
                   NOP
                   NOP
0352 0000
0353 0162
0354 0330
                   ISZ 23ST7
                                    / NUMBER OF 4-BIT WORDS
0355 0337
                   LDM 15
0356 0341
                   WMP
0357 0300
                   BBL
0360 0046
0361 0014 ST9,
                   FIM 3<312
                                    / IR(6)=0; IR(7)=12
0362 0167
0363 0362 ST12,
                   1SZ 73ST12
0364 0366
                   RAR
0365 0100
0366 0334
                   JUN 0; ST8
          / CR/LF ROUTINES
0367 0042
0370 0215 CRLF,
                   FIM 1<; 141
                                    / IR(2)=8; IR(3)=13 (CR)
0371 0120
0372 0307
                   JMS; PRINT
0373 0042
0374 0212 LF,
                   FIM 1<; 138
                                    / IR(2)=8; IR(3)=10 (LF)
0375 0120
0376 0307
                   JMS & PRINT
0377 0300
                   BBL
          OCTAL
```

#### ADDRESS LABELS USED IN PROGRAM

| ADDI TN | 0154         | AD1    | 0165 | AD2    | 0212 | BEGIN | 0000 |
|---------|--------------|--------|------|--------|------|-------|------|
| CLEAR   | 0262         | CLRRAM | 0260 | COMADD | 0105 | CRLF  | 0367 |
| LF      | <b>ด</b> 373 | L1     | 0273 | L2     | 0302 | NEXT  | 0017 |
| OVERFL  | ด177         | OVFLI  | 0244 | PRINT  | 0307 | REP   | 0012 |
| REP1    | 0131         | SBR1 🗸 | 0271 | SBR2   | 0300 | SKIP  | 0233 |
| SKP1    | 0223         | ST     | 0030 | STORE  | 0123 | STI   | 0056 |
| ST12    | 0362         | ST7    | 0330 | ST8    | 0334 | ST9   | 0360 |
| TEST    | 0036         | WRITE  | 0112 | XXX    | 0242 |       |      |

#### XIII. MCS-4 PROM PROGRAMMING SYSTEM

#### A. General System Description and Operating Instructions

Intel has developed a low-cost micro computer programming system for its electrically programmable ROMs. Using Intel's eight bit micro computer system and a standard ASR 33 teletype (TTY), a complete low cost and easy to use ROM programming system may be assembled. The system features the following functions:

- 1) Memory loading
- 2) Format checking
- 3) ROM programming
- 4) Error checking
- 5) Program listing

For specifications of the Intel PROMs, refer to the Intel Data Catalog.




Figure 27. MCS-4 PROM Programming System

This programming system has four basic parts:

- The micro computer (SIM4-01 or SIM4-02)
   This is the MCS-4 prototype board, a complete micro computer which uses 1702A
   PROMs for the microprogram control. The total system is controlled by the 4004 CPU.
- The control program (A0540, A0541, A0543) These control ROMs contain the microprograms which control the bootstrap loading, programming, format and error checking, and listing functions. For high speed programming of Intel's new 1702A PROM (three minutes) use control PROM A0543 in place of A0542.
- 3) The programmer (MP7-03)
  This is the programmer board which contains all of the timing and level shifting required to program the Intel ROMs. This is the successor of the MP7-02.
- 4) ASR 33 (Automatic Send Receive) Teletype
  This provides both the keyboard and paper tape I/O devices for the programming system.

In addition, a short-wave ultraviolet light is required if the erasable and reprogrammable 1702s are used.

This system has two modes of operation:

- Automatic A paper tape is used in conjunction with the tape reader on the teletype.
   The tape contains the program for the ROM.
- 2) Manual The keyboard of the TTY is used to enter the data content of the word to be programmed.


#### PROGRAMMING THE 1602A/1702A

Information is introduced by selectively programming "1"s (output high) and "0"s (output low) into the proper bit locations. Note that these ROMs are defined in terms of positive logic.

Word address selection is done by the same decoding circuitry used in the READ mode. The eight output terminals are used as data inputs to determine the information pattern in the eight bits of each word. A low data input level (ground — P on tape) will leave a "1" and a high data input level (+48V — N on tape) will allow programming of "0". All eight bits of one word are programmed simultaneously by setting the desired bit information patterns on the data input terminals.


### TAPE FORMAT

The tape reader used with a model 33 ASR teletype accepts 1" wide paper tape using 7 or 8 bit ASCII code. For a tape to correctly program a 1602A/1702A, it must follow exactly the format rules below:



The format requirements are as follows:

- 1) There must be exactly 256 word fields in consecutive sequence, starting with word field 0 (all address lines low) to program an entire ROM. If a short tape is needed to program only a portion of the ROM, the same format requirements apply.
- 2) Each word field must consist of ten consecutive characters, the first of which must be the start character B. Following that start character, there must be exactly eight data characters (P's or N's) and ending with the stop character F. NO OTHER CHARACTERS ARE ALLOWED ANYWHERE IN A WORD FIELD. If an error is made while preparing a tape and the stop character "F" has not been typed, a typed "B" will eliminate the previous characters entered. This is a feature not available on Intel's 7600 programmer; the format shown in the Intel Data Catalog must be used when preparing tapes for other programming systems. An example of this error correcting feature is shown below:




If any character other than P or N is entered, a format error is indicated. If the stop character is entered before the error is noticed, the entire word field, including the B and F, must be rubbed out. Within the word field, a P results in a high level output, and N results in a low level output. The first data character corresponds to the desired output for data bit 8 (pin 11), the second for data bit 7 (pin 10), etc.

3) Preceding the first word field and following the last word field, there must be a leader/trailer length of at least 25 characters. This should consist of rubout punches.

4) Between word fields, comments not containing B's or F's may be inserted. It is important that a carriage return and line feed characters be inserted (as a "comment") just before each word field or at least between every four word fields. When these carriage returns are inserted, the tape may be easily listed on the teletype for purposes of error checking. It may also be helpful to insert the word number (as a "comment") at least every four word fields.

#### **PROM PIN CONFIGURATION**



\*THIS PIN IS THE DATA INPUT LEAD FOR THE 1602/1702 DURING PROGRAMMING

#### **IMPORTANT**

It should be noted that the PROM's are described in the data sheet with respect to "positive logic" (high level = p-logic 1). On the other hand the MCS-4 system is defined in terms of "negative logic" (low level = n-logic 1). As a result, when 1602/1702 ROM's are being programmed to simulate the 4001, characters should be defined as P=high level = n-logic 0 or an N = low level = n-logic 1. For instance, consider the instruction code for ADM (one of the 45 instructions for the MCS-4).

#### 11101011

When entering this code to the programmer it should be typed,

#### BNNNPNPNNF

This is the code that will be put into the 4001 when the final system is defined.

#### OPERATING THE PROGRAMMER

The SIM4 is used as the micro computer controller for the programming. It presents data and addresses to the PROM to be programmed and controls the programming pulse. The following steps must be followed when programming a PROM:

- 1. Place control ROMs (A0540, A0541, A0543) in SIM4 board.
- 2. Turn on system power.
- 3. Turn on TTY to "line" position.
- 4. Reset system.
- 5. Insert PROM into MP7-03.
- 6. Load data from TTY and program PROM.
- 7. Remove PROM from MP7-03. To prevent programming of unwanted bits, never turn power on or off while the PROM is in the MP7-03.

#### OPERATING THE PROGRAMMER

#### PROGRAMMING

Two different modes of operation are available\*

- 1) A complete program tape consisting of 256 data words in sequential order may be used.
  - a) To program the complete ROM place the ROM to be programmed into the socket on the MP7-02 board, and then type,

S (start command)

ØØØ (initial address
-address Ø of the ROM)

255 (final address
-address 255 of the ROM)

Start the tape (data words may also be entered in sequence manually). The ROM will be programmed in all 256 locations.

b) To skip a section of the ROM (skipping the same number of data words on the tape) and then program a section of the ROM while still keeping the addresses in sequential form on the complete tape, type,


S (start command)

XXX (initial address)

YYY (final address)


Start the tape. The ROM will only be programmed in the specified locations.

<sup>\*</sup>Operate the TTY in the "line" position. Depress the RETURN key RET after each manual data word entry. When using the tape reader to enter the program data, switch the reader to "start" after the final address is entered.




In this example the first five data words on the tape are skipped and the next six data words are programmed in the ROM locations  $\emptyset \emptyset 5$  to  $\emptyset 1 \emptyset$ . The "\*" indicates the first instruction programmed, and the "F" at end of the listing indicates the completion of the programming.

2) To program any portion of the ROM without skipping a section of the tape, use a short tape (data words in sequence) and type



Start the tape (data words may also be entered manually).

### EXAMPLE 2:



This example shows that the first six instruction words in sequence on a tape are read and directly programmed into ROM locations  $\emptyset$ 11 through  $\emptyset$ 16 without skipping.

#### FORMAT CHECKING


When the programmer detects the first format error (data words enter either on tape or manually), it will stop programming the ROM, and it will print out the address where the format error occurred. If a tape is being used, the programming system will continue to list the content of the tape and will print out the address of each subsequent format error.

#### EXAMPLE 3: Typed bу 020 User Ø24 Ø2Ø BNPNPNPNPF Ø21 **BPPPPNNNNF Ø**22 BNNNNPPPPN format error indicated at Listing FE Ø22 address #022 (too many charof Tape by acters in data field). TTY **Ø**23 BNPNPNPNPF **BPNM Ø**24 format error indicated at address #024 (illegal character in data field). sequence completed

If data words are being entered manually and a format error is encountered, programming may be continued by entering the PROGRAM command, "P", the address of the error, and the final address. The error may be corrected and programming completed.

#### ERROR CHECKING


After each location in ROM is programmed, the content of the location is read and compared against the programming data. In the event that the programming is not correct, the ROM location will be programmed again. The MCS-4 programming system allows each location of the ROM to be reprogrammed up to four times. A "\$" will be printed for each reprogramming. If a location in ROM will not accept a data word after the fourth time, the system will stop programming and a "?" will be printed. This feature of the system guarantees that the programmed ROM will be correct, and incompletely erased or defective ROM's will be identified.




If a location in the ROM will not program, a new ROM must be inserted in the programmer. The system must be reset before continuing. (If erasable ROMs are being used, the "faulty" ROM should be erased and reprogrammed).

#### PROGRAM LISTING

After the programming is complete, the complete content of the ROM, or any portion may be listed on the teletype. A duplicated programming tape may also be made using the teletype tape punch. To list the ROM, type



### EXAMPLE 5;



Note that this is a listing of the ROM programmed in Example 1. The listing feature may also be used to verify that a 1701 or 1702 is completely erased. If the PROM is completely erased, "P's" will be listed in every location.

#### 1701, 1702 ERASING PROCEDURE

The 1701 and 1702 may be erased by exposure to high intensity short-wave ultraviolet light at a wavelength of 2537 Å. The recommended integrated dose (i.e., UV intensity x exposure time) is 6W-sec/cm<sup>2</sup>. Example of ultraviolet sources which can erase the 1702A in 10 to 20 minutes is the Model S-52 and Model UVS-54 short-wave ultraviolet lamps manufactured by Ultra-Violet Products, Inc. (San Gabriel, California). The lamps should be used without short-wave filters, and the 1702A to be erased should be placed about one inch away from the lamp tubes.

#### B. MP7-03 Programming System

The MP7-03 is the PROM programming board which easily interfaces with the MCS-4. All address and data lines are completely TTL compatible. The MP7-03 requires +5VDC @ 0.8 amps, -10VDC @ 0.1 amps, and 50 Vrms @ 1 amp. Two Stancor P8180 (or equivalent) filament transformers (25.2 Vrms @ 1 amp) with their secondaries connected in series provide the 50 Vrms.

This programmer board is the successor of the MP7-02. The MP7-03 enables programming of Intel's new 1702A, a pin-for-pin replacement for the 1702.

When the MP7-03 is used under SIM4-01 or SIM4-02 control with control ROM A0542 replaced by A0543, the 1702A may be programmed five times faster than the 1702 in less than five minutes.

#### IMPORTANT:

Only use the A0543 control PROM when programming the new 1702A. Never use it when programming the 1702. The programming duty cycle is too high for the 1702 and it may be permanently damaged.

The MP7-03 features three data control options:

- Data-in switch (Normal-Complement). If this switch is in the complement position, data into the PROM is complemented.
- 2) Data-out switch (Normal-Complement). If this switch is in the complement position, data read from the PROM is complemented.
- 3) Data-out switch (Enable-Disable). If this switch is in the enable position, data may be read from the PROM. In the disable position, the output line may float up to a high level (logic "1"). As a result, the input ports on the prototype system may be used for other functions without removing the MP7-03 card.

#### MP7-03 Programmer Board Specifications

#### Features:

- High speed programming of Intel's new 1702A (three minutes)
- Inputs and outputs TTL compatible
- Board sold complete with transformers, capacitor and connector
- Directly interfaces with SIM4-01 or SIM4-02 Boards

#### Dimensions:

8.4 inches high

9.5 inches deep

Power Requirement:

 $V_{CC} = +5 @ 0.8 amps$ 

TTL GRD = 0V

 $V_{DD} = -10V @ 0.1 amps$ 

 $V_P = 50 Vrms @ 1 amp$ 

#### Connector:


- a. Solder lug type/Amphenol72 pin connectorP/N 225-23621-101
- b. Wire wrap type Amphenol72 pin connectorP/N 261-15636
- c. Wire wrap type CDC72 pin connectorP/N VPB01E36E00A1

A micro computer bulletin which describes the modification of the MP7-02 for programming the 1602A/1702A is available on request. These modifications include complete failsafe circuitry (now on MP7-03) to protect the PROMs and the 50V power supply.

<sup>\*</sup>This board may be used with a -10V supply because a pair of diodes (i.e. 1N914 or equivalent) are located on the board in series with the supply. Select the appropriate pin for either -9V or -10V operation.


# MCB4-10 SYSTEM INTERCONNECT and CONTROL MODULE

This module provides the complete interconnection between the SIM4-01 and the MP7-03. In addition to the connectors for both boards, there are LED data displays of each microcomputer output port, control switches, the 50 Vrms transformers, and a socket for the PROM being programmed. Plugin connectors for each input and output port are provided. The SIM4-01 when used alone with the MCB4-10 is a complete microcomputer (except for power supplies). See Appendix E for a complete description of the MCB4-10.



# MCB4-20 SYSTEM INTERCONNECT and CONTROL MODULE

This module provides the complete interconnection between the SI M4-02 and the MP7-03. This total package may be used for both a PROM programmer and a microcomputer developmental system. The MCB4-20 has the same basic features as the MCB4-10, and in addition, it provides a socket which can be used for duplication. The MCB4-20 is also fully described in Appendix E.






Figure 28. MP7-03/SIM4-01 PROM Programming System





Figure 29. MP7-03/SIM4-02 PROM Programming System




Component Side of MP7-03 Card


Solder Connector P/N 225-23621-101 1 2 3 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 21 22 23 24 25 26 27 28 19 30 31 32 33 34 35 36 Appetends

Wifewarap Connector P/N VPB01E36E00A1 1 3 5 7 9 9 11 13 15 17 9 21 23 25 27 28 31 33 35 35 27 29 31 33 35 36 4 37 25 4 36 38 40 42 44 46 48 50 52 54 56 58 60 62 64 66 68 70 72

Wifewarap Connector P/N VPB01E36E00A1 1 3 5 7 9 9 11 13 15 17 19 21 23 25 27 29 31 33 35 35 37 39 41 43 45 47 49 51 53 55 57 59 61 63 65 67 69 71 CDC

Pin Definition — Reverse Side of MP7-03 Card





#### XIV. MCS-4 EVALUATION KIT USING THE 4001-0009

This kit provides both a convenient way of evaluating the MCS-4 parts and an educational vehicle to better understand the MCS-4 operation. The 4001-009 stores a microprogram that exercises the 4004 and 4002's and executes all of the 45 instructions in the MCS-4 instruction set.

Fig. 33 shows the hardware that should be used. The circuit for single pass/continuous can be omitted if only continuous operation is sought. In this case  $0_0$  (RAM #0) should be connected directly to TEST.

The RESET signal can be provided by either a one-shot circuit or by a pulse generator in the "single pulse" mode. The width of the RESET signal must be at least 32 x 8 clock periods ( $\approx 350~\mu \rm sec$ ) to fully clear the RAM storage. If the system is operated in the continuous mode, RESET needs to be applied only at power on. If the system works in the single pass mode, when END of SEQUENCE (Pin  $0_3$ ) is "1", the 4004 will "hang" on a loop where the address to Jump to on a jump on TEST = 1 condition is the address of the same jump on condition. To get out of the loop RESET must be applied.

To monitor the program operation a scope should be used in the "B delayed by A" mode. By using the delay time multiplier the program execution can be easily seen. The synchronization signals for the B and A traces are pin 13 of  $4002-1 \ \#0$  and SYNC, pin 8 of the 4004, respectively.

The 4001-0009 has been coded with the internal chip select circuit always activated, therefore any address at  $A_3$  time will cause the 4001 to be selected. This is different from the normal operation of the 4001 where only one code (out of 16) at  $A_3$  time selects the 4001. The reason for doing so is that we can show the execution of JMS and JUN instructions to any chip number (the  $A_3$  time code) and still use only 1 ROM chip.

The I/O pins of the 4001-0009 are all connected as inverting inputs with no resistors connected.

The two phase clocks, ( $\emptyset_1$  and  $\emptyset_2$ ) must be supplied externally according to the MCS-4 data sheet specs.

The program execution is 110 msec, using a clock period of 1.3 usec.

Although the CM-RAM, lines are not used in this configuration, they are being pulsed. If a scope is hooked up to these lines the waveforms may be observed.

Both 4002-1's must be used in order to fully execute the program stored in the ROM.

Attached is the program flow (with comments) and the truth table.




Figure 33. MCS-4 Evaluation Kit Using the 4001-0009







Figure 34. Timing Diagram for the MCS-4 Evaluation Kit Using the 4001-0009

#### 4001-0009 MCS-4 EXERCISER PROGRAM







### **SUBROUTINES**

|    |       | 222                     | SRC 5           |
|----|-------|-------------------------|-----------------|
|    |       | 223                     | LD 11           |
|    |       | 224                     | CLC             |
|    | N/Z   | 225                     | WMP             |
| L  | ) MK  | 226                     | ŖAL             |
|    |       | 227                     | хсн 11          |
|    |       | 228                     | BBL, O          |
|    |       |                         | ,               |
|    | ,     | 229                     | CRC O           |
|    | ′     |                         | SRC 0           |
|    |       | 230                     | SRC 1           |
|    |       | 231<br>232              | SRC 2           |
| ~  | , thu |                         | SRC 3           |
| C  | K IDX | 233<br>234              | SRC 4           |
|    |       |                         | SRC 5           |
|    |       | 235                     | SRC 6           |
|    |       | 236                     | SRC 7           |
|    |       | 237                     | BBL, 0          |
|    |       |                         |                 |
|    |       | 238                     | FIN 1           |
|    |       | 2 39                    | FIN 2           |
|    |       | 240                     | FIN 3           |
|    |       | 241                     | FIN 4           |
| C  | K FIN | 242                     | FIN 5           |
| C, | CTIN  | 243                     | FIN 6           |
|    |       | 244                     | FIN 7           |
|    |       | 245                     | FIN O           |
|    |       | 246                     | BBL, 0          |
|    | •     |                         |                 |
|    |       | 247                     | LD 4            |
|    |       | 248                     | RAL             |
| CI | C DCL | 249                     | DCL             |
| CI | L DCL | 250                     | XCH 4           |
|    |       | 251                     | RDR             |
|    |       | 252                     | BBL, 0          |
|    |       |                         |                 |
|    |       | 253                     | NOP             |
|    |       | Data 254                | 1111 1111       |
|    |       | <b>∟</b> <sub>255</sub> | 0000 0000 (NOP) |
|    |       |                         |                 |

#### XV. APPENDICES

#### APPENDIX A. Electrical Characteristics of the MCS-4

The following pages provide the electrical characteristics for the MCS-4 system. For TTL compatibility, a resistor should be added between the output and  $V_{\rm DD}$ . All outputs are push-pull MOS outputs.




Figure 38. MCS-4 Output Configuration for TTL Compatibility

The input options for the 4001 are shown with the detailed description of the 4001 I/O ports. All other inputs are high impedance MOS inverters. Inputs to the 4001 and 4003 are TTL compatible (the 4001 non-inverting option is an exception).




Figure 39. Typical MCS-4 Input and Output Circuitry

## **Absolute Maximum Ratings\***

Ambient Temperature Under 8ias Storage Temperature Input Voltages and Supply Voltage With Respect to  $V_{\mbox{SS}}$ 

Power Dissipation

0°C to +70°C -55°C to +150°C

+0.5 to -20V 1.0 W \*COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicated in the operational sections of this specification is not implied.

## D. C. and Operating Characteristics - 4001, 4002, 4003, 4004

 $T_A = 0^{o}C$  to  $+70^{o}C$ ;  $V_{DD} = -15V \pm 5\%$ ,  $V_{SS} = GND$ ,  $t_{\phi PW} = t_{\phi D1} = 400$  nsec,  $t_{\phi D2} = 150$  nsec, unless otherwise specified Logic "0" is defined as the more positive voltage  $(V_{1L}, V_{OL})$ , Logic "1" is defined as the more negative voltage  $(V_{1L}, V_{OL})$ 

#### SUPPLY CURRENT

|         |                  |                        |      | LIMIT   |      |      |   |
|---------|------------------|------------------------|------|---------|------|------|---|
| PRODUCT | SYMBOL           | PARAMETER              | MIN. | TYP.(1) | MAX. | UNIT | TEST CONDITIONS   |
| 4001    | I <sub>DD1</sub> | AVERAGE SUPPLY CURRENT |      | 15      | 30   | mA   | T <sub>A</sub> = 25°C   |
| 4002    | I <sub>DD2</sub> | AVERAGE SUPPLY CURRENT |      | 17      | 33   | mA   | T <sub>A</sub> = 25°C   |
| 4003    | I <sub>DD3</sub> | AVERAGE SUPPLY CURRENT |      | 5.0     | 8.5  | mA   | t <sub>WL</sub> = t <sub>WH</sub> = 8 μsec; T <sub>A</sub> = 25°C |
| 4004    | I <sub>DD4</sub> | AVERAGE SUPPLY CURRENT |      | 30      | 40   | mA   | T <sub>A</sub> = 25°C   |

#### INPUT CHARACTERISTICS (ALL INPUTS EXCEPT I/O INPUT PINS)

| 4001/2/4 | ILI              | INPUT LEAKAGE CURRENT                |                      | (10)                  | μΑ | V <sub>IL</sub> = V <sub>DD</sub> |
|----------|------------------|--------------------------------------|----------------------|-----------------------|----|-----------------------------------|
| 4001/2/4 | V <sub>IH</sub>  | INPUT HIGH VOLTAGE (EXCEPT CLOCKS)   | V <sub>SS</sub> −1.5 | V <sub>SS</sub> +0.3  | ٧  |                                   |
| 4001/2/4 | V <sub>IL</sub>  | INPUT LOW VOLTAGE<br>(EXCEPT CLOCKS) | v <sub>DD</sub>      | V <sub>SS</sub> −5.5  | V  |                                   |
| 4001/2/4 | VILC             | CLOCK INPUT LOW VOLTAGE              | v <sub>DD</sub>      | V <sub>SS</sub> −13.4 | V  |                                   |
| 4001/2/4 | V <sub>IHC</sub> | CLOCK INPUT HIGH VOLTAGE             | V <sub>SS</sub> -1.5 | V <sub>SS</sub> +0.3  | ٧  |                                   |

#### OUTPUT CHARACTERISTICS (ALL OUTPUTS EXCEPT 1/O OUTPUT PINS)

| 4001/2/4 | <sup>I</sup> LO  | DATA BUS OUTPUT LEAKAGE<br>CURRENT               |                     |                     | 10                   | μΑ       | V <sub>OUT</sub> = -12V, Chip disabled |
|----------|------------------|--|---------------------|---------------------|----------------------|----------|--|
| 4001/2/4 | v <sub>он</sub>  | OUTPUT HIGH VOLTAGE                              |                     | v <sub>ss</sub>     | V <sub>SS</sub> -0.5 | <b>V</b> | Driving 4000 Series loads only         |
| 4001/2/4 | l <sub>OL1</sub> | DATA LINES SINKING<br>CURRENT "1" LEVEL          | 10                  | 18                  |                      | mA       | V <sub>OUT</sub> = 0V                  |
| 4004     | l <sub>OL5</sub> | CM-ROM SINKING CURRENT "1" LEVEL                 | 6.5                 | 12                  |                      | mA       | V <sub>OUT</sub> = 0V                  |
| 4004     | I <sub>OL6</sub> | CM-RAM LINES SINKING<br>CURRENT "1" LEVEL        | 2.5                 | 4                   | ,                    | mA       | V <sub>OUT</sub> = 0V                  |
| 4001/2/4 | V <sub>OL1</sub> | DATA LINES, CM LINES,<br>SYNC OUTPUT LOW VOLTAGE | V <sub>SS</sub> -12 | V <sub>SS</sub> -10 | V <sub>SS</sub> -6.5 | >        | I <sub>OL1</sub> = 500 μA              |
| 4001/2/4 | R <sub>OH1</sub> | OUTPUT RESISTANCE<br>DATA LINES "O" LEVEL        |                     | 150                 | 250                  | Ω        | V <sub>OUT</sub> = -0.5V               |
| 4004     | R <sub>OH5</sub> | CM-ROM OUTPUT<br>RESISTANCE "O" LEVEL            |                     | 320                 | 600                  | Ω        | V <sub>OUT</sub> ≈ -0.5V               |
| 4004     | R <sub>OH6</sub> | CM-RAM LINES OUTPUT                              |                     | 1.1                 | 1.8                  | кΩ       | V <sub>OUT</sub> = -0.5V               |

#### I/O INPUT CHARACTERISTICS

| 4001/3 | I <sub>LI</sub>     | INPUT LEAKAGE CURRENT     |                      |    | 10                   | μΑ       | V <sub>IL</sub> = V <sub>DD</sub>   |
|--------|---------------------|---------------------------|----------------------|----|----------------------|----------|-------------------------------------|
| 4001/3 | v <sub>IH</sub>     | INPUT HIGH VOLTAGE        | V <sub>SS</sub> -1.5 |    | V <sub>SS</sub> +0.3 |          |                                     |
| 4001/3 | V <sub>IL</sub> (2) | INPUT LOW VOLTAGE         | VDD                  |    | V <sub>SS</sub> −4.2 | <b>v</b> |                                     |
| 4001   | R                   | I/O PINS INPUT RESISTANCE | 10                   | 18 | 35                   | κΩ       | Internat input resistor is optional |


#### I/O OUTPUT CHARACTERISTICS

| 4001/2 | I <sub>OL2</sub>  | I/O OUTPUT LINES SINKING<br>CURRENT,"1" LEVEL    | 2.5                 | 5                    |                      | mA          | $V_{OUT}$ =0V. For $T^2L$ compatibility a 12K $\Omega$ ( $\pm$ 10%) resistor between output and $V_{DD}$ should be added <sup>(3)</sup> . |
|--------|-------------------|--|---------------------|----------------------|----------------------|-------------|---|
| 4003   | l <sup>O</sup> L3 | PARALLEL OUT PINS<br>SINKING CURRENT, "1" LEVEL  | 0.6                 | 1.0                  |                      | mA          | $V_{OUT}$ = 0V. For $T^2L$ compatibility a 5.6K $\Omega$ ( $\pm$ 10%) resistor between output and $V_{DD}$ should be added (3).           |
| 4003   | I <sub>OL4</sub>  | SERIAL OUT SINKING<br>CURRENT, "1" LEVEL         | 1.0                 | 2.0                  |                      | mA          | V <sub>OUT</sub> = 0V   |
| 4001/2 | V <sub>OL2</sub>  | I/O OUTPUT LINES<br>OUTPUT LOW VOLTAGE           | V <sub>SS</sub> -12 | V <sub>SS</sub> -7.5 | V <sub>SS</sub> -6.5 | <b>&gt;</b> | I <sub>OL2</sub> = 50μΑ   |
| 4003   | V <sub>OL3</sub>  | OUTPUT LOW VOLTAGE                               | V <sub>SS</sub> -11 | V <sub>SS</sub> -7.5 | -                    | V           | l <sub>OL3</sub> = 10 μA  |
| 4001/2 | R <sub>OH2</sub>  | OUTPUT RESISTANCE<br>I/O LINES "O" LEVEL         |                     | 1.2                  | 1.8                  | кΩ          | V <sub>OUT</sub> = -0.5V  |
| 4003   | R <sub>OH3</sub>  | PARALLEL OUT PINS OUTPUT<br>RESISTANCE "O" LEVEL |                     | 400                  | 750                  | Ω           | V <sub>OUT</sub> = -0.5V  |
| 4003   | R <sub>OH4</sub>  | SERIAL OUT OUTPUT<br>RESISTANCE "O" LEVEL        |                     | 650                  | 1200                 | Ω           | V <sub>OUT</sub> = -0.5V  |


<sup>(1)</sup> Typical values are for T<sub>A</sub> = 25°C and Nominal Supply Voltages. (3) For T<sup>2</sup>L compatibility on the I/O lines the supply voltages should be

<sup>(2)</sup> If non-inverting input option is used,  $V_{1L} = -6.5$  Volts maximum.  $V_{DD} = -10V \pm 5\%$   $V_{SS} = +5V \pm 5\%$ 


## Typical D. C. Characteristics









#### OUTPUT CURRENT VS. OUTPUT VOLTAGE (4001 4002)




#### POWER SUPPLY CURRENT VS. TEMPERATURE (4002)



#### POWER SUPPLY CURRENT VS. TEMPERATURE (4004)



# OUTPUT CURRENT VS. OUTPUT VOLTAGE



## 4001, 4002, 4004 A.C. Characteristics

 $T_A = 0^{\circ}C \text{ to } +70^{\circ}C; V_{DD} = -15V \pm 5\%, V_{SS} = GND$ 

| PROOUCT  | SYMBOL                              | TEST   | LIN<br>MIN. | MAX. | UNIT | CONDITIONS  |
|----------|-------------------------------------|--|-------------|------|------|---|
| 4001/2/4 | tcy                                 | CLOCK PERIOD   | 1.35        | 2    | μsec |   |
|          | t <sub>ø</sub> R<br>t <sub>øF</sub> | CLOCK RISE AND<br>FALL TIMES   |             | 50   | nsec |   |
|          | <sup>t</sup> øPW                    | CLOCK WIDTH  | 380         | 480  | nsec |   |
|          | <sup>t</sup> φD1                    | CLOCK DELAY<br>FROM $\phi_1$ TO $\phi_2$   | 400         | 550  | nsec |   |
|          | t <sub>¢D2</sub>                    | CLOCK DELAY<br>FROM $\phi_2$ TO $\phi_1$   | 150         |      | nsec |   |
|          | <sup>t</sup> w                      | DATA-IN WRITE -<br>TIME  | 350         |      | nsec |   |
|          | tн                                  | DATA-IN HOLD<br>TIME   | 40          |      | nsec |   |
|          | t <sub>OS</sub> (1)                 | SET TIME FOR<br>DATA OUT, SYNC,<br>CM-ROM, <sup>(2)</sup> CM-<br>RAM, <sup>(2)</sup> LINES | 0           |      | nsec | C <sub>OUT</sub> = 500pF for data lines<br>500pF for SYNC<br>160 pF for CM-ROM<br>50pF for CM-RAM |
|          | <sup>t</sup> OH                     | HOLD TIME FOR<br>DATA OUT, SYNC,<br>CM-ROM, CM-RAM,<br>LINES                               | 50          |      | nsec | C <sub>OUT</sub> = 20pF   |
|          | t <sub>Ft</sub> t <sub>F</sub>      | RISE AND FALL TIMES FOR DATA OUT, SYNC, CM-ROM, CM-RAM, LINES                              |             | 500  | nsec | COUT = 500pF for data lines<br>500pF for SYNC<br>160 pF for CM-ROM<br>50 pF for CM-RAM            |
| 4001/2   | t <sub>D</sub>                      | I/O OUTPUT LINES<br>DELAY  |             | 600  | nsec | C <sub>OUT</sub> = 20pF   |
|          | twc                                 | CM WRITE TIME  | 350         |      | nsec |   |
|          | t HC                                | CM HOLD TIME   | 10          |      | nsec |   |
| 4001     | <sup>t</sup> IS                     | I/O INPUT LINES<br>SET TIME  | 50          |      | nsec |   |
|          | tiH.                                | I/O INPUT LINES<br>HOLD TIME   | 100         |      | nsec |   |
|          | t C(3)                              | I/O OUTPUT LINES<br>DELAY ON CLEAR   |             | 200  | nsec | C <sub>OUT</sub> = 20pF   |


NOTES: 

[1] Dats out, SYNC, CM-ROM, and CM-RAM, lines are clocked out with the traiting edge of the #0 clock.

[2] The synchia synchi

## 4001, 4002, 4004 Timing Diagram

Outputs with loading conditions specified on A.C. Characteristics table.




### 4003 A.C. Characteristics

 $T_A = 0^{\circ} C \text{ to } +70^{\circ} C; V_{DD} = -15 \pm 5\%, V_{SS} = GND$ 

| ·               |                           | MIN. MAX. |          |       |                          |
|-----------------|---------------------------|-----------|----------|-------|--------------------------|
| SYMBOL          | TEST                      |           |          | UNIT  | CONDITIONS               |
| t <sub>WL</sub> | CP LOW WIDTH              | 6         | 10,000   | µ sec |                          |
| t <sub>WH</sub> | CP HIGH WIDTH             | . 6       | Note (1) | µsec  |                          |
| t <sub>CD</sub> | CLOCK-ON TO DATA-OFF TIME | 3         |          | µsec  |                          |
| <sup>t</sup> Dd | CP TO DATA SET DELAY      | Note (2)  | 250      | nsec  |                          |
| <sup>t</sup> d1 | CP TO DATA OUT DELAY      | 250       | 1,750    | nsec  |                          |
| t <sub>d2</sub> | ENABLE TO DATA OUT DELAY  |           | 350      | nsec  | C <sub>OUT</sub> = 20 pF |
| t <sub>d3</sub> | CP TO SERIAL OUT DELAY    | 200       | 1,250    | nsec  | C <sub>OUT</sub> = 20 pF |

NOTES: (1)<sub>tWH</sub> can be any time greater than 6 µsec. (2) Data can occur prior to CP.

## **4003 Timing Diagram**



## Capacitance

f = 1 MHz;  $V_{IN}$  = 0 V;  $T_A$  = 25° C; Unmeasured Pins Grounded.


|            |                          |                                     | LIMI.  | T (pF)              |  |  |  |
|------------|--------------------------|-------------------------------------|--------|---------------------|--|--|--|
| PRODUCT    | SYMBOL                   | TEST                                | · TYP. | TYP. MAX. 5 10 8 15 |  |  |  |
| 4001/2/3/4 | C <sub>IN</sub>          | INPUT <sup>(1)</sup><br>CAPACITANCE | 5      | 10                  |  |  |  |
| 4001/2     | $c_{\phi 1}, c_{\phi 2}$ | CLOCK INPUT<br>CAPACITANCE          | 8      | 15                  |  |  |  |
| 4004       | $c_{\phi_1}, c_{\phi_2}$ | CLOCK INPUT<br>CAPACITANCE          | 14     | 20                  |  |  |  |

|         |                 |                                      | LIMIT | (pF) |
|---------|-----------------|--------------------------------------|-------|------|
| PRODUCT | SYMBOL          | TEST                                 | TYP.  | MAX. |
| 4002/4  | C <sub>D1</sub> | DATA BUS<br>I/O LINES<br>CAPACITANCE | 6.5   | 10   |
| 4001    | C <sub>D2</sub> | DATA BUS<br>1/O LINES<br>CAPACITANCE | 9.5   | 15   |


NOTE: (1) Refers to all input pins except data bus I/O and  $\phi_1$  and  $\phi_2$ .

## **Typical Load Characteristics**

SET TIME VS. OUTPUT CAPACITANCE (DATA LINES FOR 4001, 4002, 4004 & SYNC FOR 4004)



SET TIME VS. OUTPUT CAPACITANCE



## **Absolute Maximum Ratings\***

| Ambient Temperature Under Bias Storage Temperature Input Voltages and Supply Voltage With Respect to V <sub>SS</sub> Power Dissipation | 0°C to +70°C<br>-55°C to +150°C<br>+0.5 to -20V<br>1.0 W | *COMMENT  Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicated in the operational sections of this specification is not implied. |
|--|--|--|
|--|--|--|

## 4008, 4009

## D. C. and Operating Characteristics

 $T_A = 0^{\circ}C$  to 70°C,  $V_{SS} - V_{DD}^{[1]} = 15V \pm 5\%$ ,  $t_{\phi}p_W = t_{\phi}D_1 = 400$  ns,  $t_{\phi}D_2 = 150$  ns unless otherwise specified.

| Symbol               | Parameter                                | Product      | Min.                    | Тур.[2]                | Max.                     | Unit       | Test Conditions   |
|----------------------|--|--------------|-------------------------|------------------------|--------------------------|------------|---|
| LLI                  | Input Leakage Current                    | 4008/9       |                         |                        | 10                       | μА         | V <sub>in</sub> = V <sub>SS</sub> -16V, Pins 1-8 (4008)<br>Pins 1-8, 11, 13-15 (4009) |
| I <sub>DD</sub>      | Average Supply Current                   | 4008<br>4009 |                         | 10<br>13               | 20<br>30                 | mA<br>mA   | T <sub>A</sub> = 25°C Unloaded  |
| V <sub>IH</sub>      | Input High Voltage                       | 4008/9       | V <sub>SS</sub><br>-1.5 |                        | V <sub>SS</sub><br>+0.3  | V          |   |
| V <sub>ILC</sub>     | Clock Input Low Voltage                  | 4008/9       | V <sub>DD</sub>         |                        | V <sub>SS</sub><br>-12.5 | ٧          |   |
| V <sub>IL1</sub>     | Input Low Voltage<br>(Except I/O)        | 4008/9       | V <sub>DD</sub>         |                        | V <sub>SS</sub><br>–5.5  | ٧          | Pins 1-6 (4008), Pins 11, 15, 20-23 (4009)  |
| V <sub>IL2</sub>     | I/O Input Low Voltage                    | 4009         | V <sub>DD</sub>         |                        | V <sub>SS</sub><br>-4.2  | <b>V</b> , | Pins 1-8, 16-19   |
| V <sub>OL</sub>      | Output Low Voltage                       | 4008/9       | V <sub>SS</sub><br>-12  | V <sub>SS</sub><br>-10 | V <sub>SS</sub><br>-6.5  | ٧          | Capacitive Load Only  |
| I <sub>OL1</sub> [3] | Address Line Sinking<br>Current          | 4008         | 8                       | 12                     |                          | mA         | V <sub>out</sub> =V <sub>SS</sub>   |
| I <sub>OL2</sub>     | Chip Select and F/L Sinking Current      | 4008         | 9<br>1.6                | 13<br>2.5              |                          | mA<br>mA   | V <sub>out</sub> = V <sub>SS</sub><br>V <sub>out</sub> = V <sub>SS</sub> -4.85V       |
| I <sub>OL3</sub> [4] | W Output Sinking Current                 | 4008         | 2.5                     | 5.0                    |                          | mA         | V <sub>out</sub> =V <sub>SS</sub>   |
| I <sub>OL4</sub>     | Data Bus Sinking Current                 | 4009         | 9 -                     | 15                     |                          | mA         | V <sub>out</sub> = V <sub>SS</sub> : Pins 20-23                                       |
| I <sub>OL5</sub>     | I/O and Strobe Output<br>Sinking Current | 4009         | 5<br>1.6                | 12<br>4                |                          | mA<br>mA   | V <sub>out</sub> =V <sub>SS</sub><br>V <sub>out</sub> =V <sub>SS</sub> -4.85V         |
| R <sub>OH1</sub>     | Output on Resistance                     | 4008         |                         | 0.6                    | 1.2                      | kΩ         | V <sub>out</sub> = V <sub>SS</sub> -0.5V  |
| R <sub>OH2</sub>     | Data Bus Output On<br>Resistance         | 4009         |                         | 130                    | 250                      | Ω          | $V_{out} = V_{SS} - 2V$ , Pins 20-23  |
| R <sub>OH3</sub>     | I/O and Strobe Output<br>on Resistance   | 4009         |                         | 250                    | 1000                     | Ω          | V <sub>out</sub> = V <sub>SS</sub> -2V, Pins 9,10,16-19                               |
| I <sub>CF</sub>      | Output Clamp Current                     | 4008/9       |                         | ·<br>·                 | 16                       | mA         | V <sub>out</sub> =V <sub>SS</sub> -6V. All outputs on 4008. Pins 9,10,16-19 (4009)    |


#### NOTES:

- 1. For TTL compatibility on the I/O lines, the supply voltages should be  $V_{SS}$  = +5V ±5%,  $V_{DD}$  = -10V ±5%.
- 2. Typical values are for  $T_A = 25^{\circ}C$  and nominal supply voltages.
- 3. The address lines will drive a TTL load if a resistor of 470 ohms is connected in series between the address output and the TTL input.
- 4. A 6.8kohm resistor must be connected between Pin W and VDD for TTL capability.

# 4008, 4009 A.C. Characteristics

 $T_A = 0^{\circ}$ C to  $70^{\circ}$ C,  $V_{SS} - V_{DD} = 15V \pm 5\%$ . All clock, sync, CM ROM, data bus, and I/O timing specifications are identical with the 4001 and 4004.

| Cumbal                   | Parameter                                  | Product   | Lin  | nit  | Unit | Test Conditions                     |
|--------------------------|--|-----------|------|------|------|-------------------------------------|
| Symbol                   | rarameter                                  | Product   | Min. | Max. | Onit | l est Conditions                    |
| t <sub>CY</sub>          | Clock Period                               | 4008/4009 | 1.35 | 2.0  | μs   |                                     |
| $t_{\phi R}, t_{\phi F}$ | Clock Rise and Fall Time                   | 4008/4009 |      | 50   | ns   |                                     |
| t <sub>øPW</sub>         | Clock Width                                | 4008/4009 | 380  | 480  | ns   | . /                                 |
| t <sub>ø</sub> D1        | Clock Delay from $\phi_1$ to $\phi_2$      | 4008/4009 | 400  | 500  | ns   | /                                   |
| t <sub>øD2</sub>         | Clock Delay from $\phi_2$ to $\phi_1$      | 4008/4009 | 150  |      | ns   |                                     |
| t <sub>A</sub>           | Address to Output Delay at $A_1, A_2, X_1$ | 4008      |      | 1    | μs   | C <sub>L</sub> = 350pF              |
| t <sub>CS</sub>          | Chip Select Output Delay at A <sub>3</sub> | 4008      |      | 300  | ns   | C <sub>L</sub> = 50pF               |
| t <sub>WD</sub>          | W Output Delay                             | 4008      |      | 600  | ns   | C <sub>L</sub> = 100 pF             |
| t <sub>FD</sub>          | F/L Output Delay                           | 4008      | 0.1  | 1    | μs   | C <sub>L</sub> = 100pF              |
| t <sub>WI</sub>          | Data In Write Time                         | 4009      | 600  |      | ns   | C <sub>L</sub> = 200 pF on data bus |
| t <sub>D</sub>           | I/O Output Delay                           | 4009      |      | 1.0  | μs   | C <sub>L</sub> = 300pF              |
| t <sub>S1</sub>          | IN Strobe Delay                            | 4009      |      | 450  | ns   | C <sub>L</sub> = 50pF               |
| t <sub>S2</sub>          | OUT Strobe Delay                           | 4009      |      | 1.0  | μs   | C <sub>L</sub> = 50pF               |



 $\label{eq:capacitance} \textbf{Capacitance} \quad \textbf{f} = 1 \, \text{MHz}, \, \textbf{V}_{IN} = \textbf{V}_{SS}, \, \textbf{T}_{A} = 25 \, ^{o}\text{C}.$ 

| Symbol           | Parameter          | Product      | Limit (pF) |          | Symbol           | Parameter                       | Dua dua 4 | Limit (pF) |      |
|------------------|--------------------|--------------|------------|----------|------------------|---------------------------------|-----------|------------|------|
| Symbol           | r al allie lei     | Froduct      | Тур.       | Max.     | Symbol Farameter |                                 | Product   | `Тур.      | Max. |
| C <sub>IN</sub>  | Input Capacitance  | 4008<br>4009 | 5<br>8     | 10<br>15 | C <sub>1/O</sub> | Data Bus and I/O<br>Capacitance | 4008/9    | 8          | 10   |
| C <sub>OUT</sub> | Output Capacitance | 4008/9       | 8          | 10       | $C_\phi$         | Clock Capacitance               | 4008/9    | 12         | 20   |

The standard memory and I/O interface set (4008/4009) provides the complete control functions performed by the 4001 in MCS-4 systems. The 4008/4009 are completely compatible with other members of the MCS-4 family. All activity is still under control of the 4004 CPU. One set of 4008/4009 and several TTL decoders is sufficient to interface to 4k words of program memory, sixteen four-bit input ports and sixteen four-bit output ports.

It should be noted that in any MCS-4 system the program memory is distinct from the read/write data storage (4002 RAM). Using the 4008/4009, programs can now be stored and executed from RAM memory, but this RAM memory is distinct from the 4002 read/write data storage. RAM program memory will be organized in eight bit words and 256 word pages, just like the memory array inside the 4001. Any combination of PROM, ROM, and RAM will be referred to as program memory.


The accompanying diagrams show the internal organization of both the 4008 and 4009.


The 4008 is the address latch chip which interfaces the 4004 to standard PROMs, ROMs and RAMs used for program memory. The 4008 latches the eight bit program address sent out by the CPU during A1 and A2 time. During A3 time it latches the ROM chip number from the 4004. The eight bit program address is then presented at pins A0 through A7 and the four bit chip number (also referred to as page number) is presented at pins C0 through C3. These four bits must be decoded externally and one page of program memory is selected.


The 4009 then transfers the eight bit instruction from program memory to the 4004 four bits at a time at M1 and M2. The command signal sent by the CPU activates the 4009 and initiates this transfer.

When the CPU executes an SRC (Send Register Control) instruction, the 4008 responds by storing the I/O address in its eight bit SRC register. The content of this SRC register is always transferred to the address lines (A0 through A7) and the chip select lines (C0 through C3) at X1 time. The appropriate I/O port is then selected by decoding the chip select lines. The IN and OUT lines of the 4009 indicate whether an input or output operation will occur.

The 4009 is primarily an instruction and I/O transfer device. When the CPU executes an RDR (Read ROM Port) instruction, the 4009 will send an input strobe (pin 9) to enable the selected input port. It also enables I/O input buffers to transfer the input data from the I/O bus to the data bus. When the 4009 interprets a WRR (Write ROM Port) instruction, it transfers output data from the CPU to the I/O bus and sends an output strobe (pin 10) to enable the selected output port.







A formerly undefined instruction is now used in conjunction with the 4008/4009 to write data into the RAM program memory. This new instruction is called WPM (Write Program Memory – 1110 0011). When an instruction is to be stored in RAM program memory, it is written in two four-bit segments. The F/L signal from the 4008 keeps track of which half is being written. When the CPU executes a WPM instruction, the chip select lines of the 4008 are jammed with "1111". In the system design this should be designated as the RAM channel. The W line on the 4008 is also activated by the WPM instruction. The previously selected SRC address on line A0 through A7 of the 4008 becomes the address of the RAM word being written. By appropriately decoding the chip select lines, the W line, and F/L, the write strobes can be generated for the memory. The F/L line is initially high when power comes on. It then pulses low when every second WPM is executed. A high on the F/L line means that the first four bits are being written, and a low means that the last four bits are being written. The 4009 transfers the segment of the instruction to the I/O bus at X2 of the WPM instruction. The SRC address sent to RAM is only 8 bits. When more than one page of RAM (256 bytes) is being written, an output port must be used to supply additional address lines for higher order addresses.

## **Definition of Write Program Memory Instruction**

Mnemonic: WPM OPR OPA: 1110 0011

Symbolic:

1111  $\rightarrow$  C<sub>3</sub>C<sub>2</sub>C<sub>1</sub>C<sub>0</sub> of 4008 ACC  $\rightarrow$  I/O<sub>3</sub>I/O<sub>2</sub>I/O<sub>1</sub>I/O<sub>0</sub> of 4009 SRC Address  $\rightarrow$  A<sub>0</sub> - A<sub>7</sub> of 4008 Description: The chip select lines of the 4008 are forced to "1111" at X1 time and the content of the accumulator is available on the 4009 I/O bus at X2. RAM program memory can be loaded four bits at a time. The previous SRC address is sent out on lines A0 through A7 of 4008.

## System Illustrations Using the 4008 and 4009

Four systems are shown where the MCS-4 components are used with standard Intel memory elements as the program memory. Notice that several different approaches to chip select, port decoding, and the I/O elements are shown.

Example 1: Four 1702A PROMs and Four I/O Ports.

This configuration is equivalent to the SIM4-01 system. Four 1702As are used for program storage and four four-bit I/O ports are used. In this case D-type output latches are used and a one of eight decoder (3205) is used to decode both the input and output strobes. Note that the I/O bus is buffered from the outputs. Buffers are needed only when the current sinking requirement on the bus exceeds 1.6 mA. In small systems low power TTL could be used and buffers could be avoided.

Example 2: Read/Write Memory for Program Storage.

This example shows only the RAM portion of a system when RAM is used for program memory. Note that the chip selects are tied together in groups of four. The chip selects are gated with the F/L control line for writing only four bits at a time when executing a WPM instruction. They are also gated with the decoding of the chip selects from the 4008 for normal program execution. The 1101 (256 words x 1 bit) is shown. A similar system using the 2102 (1k words x 1 bit) could be developed. Example 3: Seven 1702A PROMs, one RAM block, and seven I/O Ports.

This example uses a single page of RAM program memory shown in Example 2 in a complete system. In this case the input ports are 8:1 multiplexes which are buffered from the I/O bus by a quad three state buffer. The input port selection is then the function of the multiplexers. The output ports are Intel 3404 latches and the port selection is done using an Intel 3205 decoder.


Example 4: Eight 1702A PROMs, eight RAM Blocks, and eight I/O Ports.

Program memory organized with 2k bytes in ROM and 2k bytes in RAM. Each basic RAM block can be organized as in Example 2. When more than one block of RAM is used, the write chip select (WCS) for each RAM block is generated by properly gating chip select 15 with special decoding for page selection. Output port eight is dedicated to this selection function. This is only necessary when the RAM program memory is being written. In this example standard TTL logic elements are used for I/O port selection rather than decoders as shown in previous examples. In this case all input ports are three state buffers.


## IMPORTANT:

The following differences exist between an MCS-4 system using 4001 program memory and a system using 4008/4009 program memory.


- 1. For normal operation, 4001 ROMs cannot be used in the same system with 4008/4009.
- 2. Memory address, memory data, I/O bus, and control lines from both 4008 and 4009 are defined with respect to positive logic. The MCS-4 data and control lines from the 4004 are defined with respect to negative logic. As a result, in program memory used with the 4009, programs should be coded with logic "1" = high level and logic "0" = low level (i.e., NOP = 0000 0000 = NNNN NNNN). Note that programs are defined for the 4001 in terms of negative logic such that NOP = 0000 0000 = PPPP PPPP. Carefully check all tapes submitted for metal mask ROMs to be sure that the correct logic definitions are used.
- 3. Input and output data from the 4009 I/O bus is defined in terms of positive logic. If these interface devices are used for prototyping a 4001 program memory, care should be taken to be sure that the I/O ports for the 4001s are defined consistent with the 4008/4009 system.
- 4. An I/O port associated with the 4009 can have lines with both input and output capability. On the 4001 each I/O line may have only a single function, either input or output.
- 5. The RAM program memory cannot be used as a substitute for the 4002 read/write data storage. They perform distinctly different functions.
- CM-ROM and CM-RAM<sub>0</sub> cannot be used to control 4002s when CM-ROM is used for 4008/4009 and the WPM instruction is being used. The
  reason is that the WPM instruction is interpreted as a Write Memory (WRM) by 4002s connected to the same CM line as 4008/4009.
   CM-RAM<sub>0</sub> in absence of a DCL behaves exactly like CM-ROM.




Example 1. Four 1702As and Four I/O Ports (SIM4-01 Equivalent)



Example 2. Read/Write Memory for Program Storage



Example 3. Program Memory with Seven Pages of PROM and One Page of RAM



Example 4. Program Memory with Eight Pages of PROM and Eight Pages of RAM

## APPENDIX C

## MCS-4 CUSTOM ROM ORDER FORM



## 4001 Metal Masked ROM

All custom ROM orders must be submitted on forms provided by Intel. Programming information should be sent in the form of computer punched cards or punched paper tape. In either case, a print-out of the truth table must accompany the order. Refer to Intel's Data Catalog for complete pattern specifications. Alternatively, the accompanying truth table may be used. Additional forms are available from Intel.

|              | For Inte | el use only |
|--------------|----------|-------------|
| CUSTOMER     | s#       | PPPP        |
| D.O. AUJMDED | STD      | ZZ          |
| P.O. NUMBER  | APP      | DD          |
| DATE         | DATE     | 1/0         |

## INTEL STANDARD MARKING

The marking as shown at right must contain the Intel logo, the product type (P4001), the four digit Intel pattern number (PPPP), a date code (XXXX), and the two digit chip number (DD). An optional customer identification number may be substituted for the chip number (ZZ).

Optional Customer Number (Maximum 6 characters or spaces)

| P4001 PPPP | Intel Pattern<br>Number |
|------------|-------------------------|
| xxxx zz    | Chip Number or          |
| Date Code  | Customer Number         |

## MASK OPTION SPECIFICATIONS

- A. CHIP NUMBER \_\_\_\_ (Must be specified any number from 0 through 15 DD)
- B. I/O OPTION Specify the connection numbers for each I/O pin (next page). Examples of some of the possiblie I/O options are shown below:

EXAMPLES - DESIRED OPTION/CONNECTIONS REQUIRED

- 1. Non-inverting output  $-\ 1$  and 3 are connected,
- 2. Inverting output 1 and 4 are connected,
- 3. Non-inverting input (no input resistor) only 5 is connected.
- 4. Inverting input (input resistor to  $V_{SS}$ ) 2, 6, 7, and 9 are connected.
- 5. Non-inverting input (input resistor to  $V_{\mbox{\scriptsize DD}}$ ) 2, 7, 8, and 10 are connected.
- 6. If inputs and outputs are mixed on the same port, the pins used as the outputs must have the internal resistor connected to either VDD or VSS (8 and 9 or 8 and 10 must be connected). This is necessary for testing purposes. For example, if there are 1:wo inverting inputs (with no input resistor) and 2 non-inverting outputs the connection would be made as follows:

 $\label{eq:connected} Inputs-2 \mbox{ and 6 are connected} \\ Outputs-1, 3, 8 \mbox{ and 9 are connected or} \\$ 


1, 3, 8 and 10 are connected

If the pins on a port are all inputs or all outputs the internal resistors do not have to be connected.

C. 4001 CUSTOM ROM PATTERN — Programming information should be sent in the form of computer puriched cards or punched paper tape. In either case, a print-out of the truth table must accompany the order. Refer to Intel's Data Catalog for complete pattern specifications. Alternatively, the accompanying truth table may be used. Based on the particular customer pattern, the characters should be written as a "P" for a high level output = n-logic "0" (negative logic "0") or an "N" for a low level output = n-logic "1" (negative logic "1").

Note that NOP = BPPPP PPPPF = 0000 0000


# 4001 I/O Options



# I/O<sub>o</sub> (PIN 16)

CONNECTIONS DESIRED (LIST NUMBERS & CIRCLE CONNECTIONS ON SCHEMATIC)


- a. For T  $^2L$  compatibility on the I/O lines the supply voltages should be  $V_{DD}^-$  = -10V ±5%,  $~V_{SS}^-$  = +5V ±5%
- b. If non-inverting input option is used,  $V_{IL} = -6.5$  Volts maximum (not TTL).



## I/O<sub>1</sub> (PIN 15)

CONNECTIONS DESIRED (LIST NUMBERS & CIRCLE CONNECTIONS ON SCHEMATIC)


- a. For T  $^2L$  compatibility on the I/O lines the supply voltages should be V  $_{DD}$  = -10V ±5%, V  $_{SS}$  = +5V ±5%
- b. If non-inverting input option is used,  $V_{IL}\,$  = -6.5 Volts maximum (not TTL).



## 1/O<sub>2</sub> (PIN 14)

CONNECTIONS DESIRED (LIST NUMBERS & CIRCLE CONNECTIONS ON SCHEMATIC)

- a. For T  $^2L$  compatibility on the I/O lines the supply voltages should be  $V_{DD}^-=-10V~\pm5\%.~V_{SS}^-=+5V~\pm5\%$
- b. If non-inverting input option is used,  $V_{IL} = -6.5$  Volts maximum (not TTL).



## I/O<sub>3</sub> (PIN 13)

CONNECTIONS DESIRED (LIST NUMBERS & CIRCLE CONNECTIONS ON SCHEMATIC)

- a. For T  $^2L$  compatibility on the 1/O lines the supply voltages should be  $V_{DD} = -10 V\ \pm 5\%. \ V_{SS} = +5 V\ \pm 5\%$
- b. If non-inverting input option is used,  $V_{IL} = -6.5$  Volts maximum (not TTL).

## **4001 CUSTOM ROM TRUTH TABLE**

| Customer |                                       | · · · · · · · · · · · · · · · · · · · |  |
|----------|---------------------------------------|---------------------------------------|--|
| P.O. No  |                                       |                                       |  |
| Chip No  | · · · · · · · · · · · · · · · · · · · |                                       |  |
| Date     |                                       |                                       |  |



The customer truth pattern should be placed in the blue screen area. The white section above the screen area will be used by Intel to verify the customer pattern.

Based on the particular customer pattern, the characters should be written as a "P" for a high level output = n-logic "0" (negative logic "0") or an "N" for a low level output = n-logic "1" (negative logic "1").

| n-logic "O"    | ' (negative logic  | U ) OI all     | IN IOI   | a low i   | ever outp      | ut = n-logi  | ic i (  | negative it    | ygic i j  |   |
|----------------|--|----------------|--|---|----------------|--|---|----------------|---|---|
| Word<br>Number | $\begin{array}{c c} \text{INSTRUCTION} \\ \text{OPR} & \text{OPA} \\ \\ 0_3 D_2 D_1 D_0 & D_3 D_2 D_1 D_0 \end{array}$ | Word<br>Number | OPR  D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub> | OPA D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub> | Word<br>Number | INSTRU<br>OPR<br>0 <sub>3</sub> 0 <sub>2</sub> 0 <sub>1</sub> 0 <sub>0</sub> | CTION<br>OPA<br>D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub> | Word<br>Number | INSTR<br>OPR<br>D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub> | UCTION<br>OPA<br>D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> C |
| 0              |  | 32             |  | 3210  | 64             |  |   | 96             |   |   |
| 1              |  | 33             |  |   | 65             |  |   | 97             |   |   |
| 2              |  | 34             |  |   | 66             | 335  |   | 98             |   |   |
| 3              |  | 35             | 941  |   | 67             | altia.   |   | 99             |   | 抽個  |
| 4              |  | 36             |  |   | 68             | 14/15  |   | 100            |   |   |
| 5              |  | 37             |  | Elal  | 69             |  | 4111  | 101            |   |   |
| 6              |  | 38             |  | HH  | 70             |  | 1113  | 102            |   | Jb;   |
| 7              |  | 39             | Ш  |   | 71             |  |   | 103            |   |   |
| 8              |  | 40             |  |   | 72             |  |   | 104            |   | 1144  |
| 9              | que int  | 41             |  | HL  | 73             | (H)  | £2.   | 105            | all   |   |
| 10             |  | 42             |  | ABI   | 74             | 1111   |   | 106            |   |   |
| 11             |  | 43             |  |   | 75             |  | Mar   | 107            |   |   |
| 12             |  | 44             | 111  | 1111  | 76             | 3448   |   | 108            |   | 111   |
| 13             |  | 45             |  | ffE.  | 77             | MHA  | HH  | 109            | MHH   | 311   |
| 14             | 943 3111   | 46             |  |   | 78             |  | 1111  | 110            | 11111   | 312   |
| 15             | an all   | 47             | ШШ   |   | 79             |  | HIE   | 111            | 11111   |   |
| 16             |  | 48             |  |   | 80             | Total I.   | HH  | 112            |   | 1.42  |
| 17             |  | 49             | 11112  | 1411  | 81             | 441  |   | 113            | 33  | IM  |
| 18             |  | 50             | 1111   |   | 82             |  |   | 114            |   | 123   |
| . 19           |  | 51             |  |   | 83             |  | l Hali  | 115            |   |   |
| 20             |  | 52             | Hitt   |   | 84             |  | M.B.  | 116            | 3/11  |   |
| 21             |  | 53             | 組織   |   | 85             |  |   | 117            | 1111  |   |
| 22             |  | 54             | 4442   |   | 86             |  |   | 118            | 1111  |   |
| 23             |  | 55             | 461  |   | 87             |  | 1111  | 119            |   |   |
| 24             |  | 56             | 3144   |   | 88             | 144  |   | 120            |   |   |
| 25             |  | 57             | 441  |   | 89             |  | 4411  | 121            |   | olds).  |
| 26<br>27       |  | .58            |  |   | 90             | 9 1  |   | 122            |   | 436   |
| 28             |  | 59             |  |   | 91             | FILL   |   | 123<br>124     |   |   |
| 29             |  | 60<br>61       | EQ C   |   | 93             | HIL  |   | 125            |   |   |
| 30             |  | 62             | 1616   |   | 94             |  |   | 126            |   |   |
| 31             |  | 63             |  |   | 95             |  |   | 127            |   | 199   |
|                | NTEL CORP  |                |  |   |                | Palifornia (   |   |                |   |   |

INTEL CORP. 3065 Bowers Avenue, Santa Clara, California 95051 ● (408) 246-7501

## 4001 CUSTOM ROM TRUTH TABLE



| Customer | <br> |  |
|----------|------|--|
| P.O. No  | <br> |  |
| Chip No  | <br> |  |
| Date     |      |  |

The customer truth pattern should be placed in the blue screen area. The white section above the screen area will be used by Intel to verify the customer pattern.

Based on the particular customer pattern, the characters should be written as a "P" for a high level output = n-logic "O" (negative logic "O") or an "N" for a low level output = n-logic "1" (negative logic "1").

| Word   | INSTRUCTION OPA   | Word        | INSTRUCTION<br>OPR OPA | Word   | INSTRUCTION<br>OPR OPA  | Word   | INSTRUCTION OPA  |
|--------|-------------------|-------------|------------------------|--------|---|--------|--|
| Number | D3D5D1D0 D3D5D1D0 | Number      | 03020100 03020100      | Number | 0 <sub>3</sub> 0 <sub>2</sub> 0 <sub>1</sub> 0 <sub>0</sub> 0 <sub>3</sub> 0 <sub>2</sub> 0 <sub>1</sub> 0 <sub>0</sub> | Number | D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub> D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D |
| 128    |                   | 160         | The Like               | 192    | Character at the second   | 224    |  |
| 129    | 1111123.0         | 161         | INTIL                  | 193    | Jule 4 Care S   | 225    | EMELLE   |
| 130    |                   | 162         | Time Tax               | 194    | ARM DAT   | 226    |  |
| 131    |                   | 163         | Mi Ha                  | 195    |   | 227    |  |
| 132    |                   | 164         | JAMELLA.               | 196    |   | 228    | GAPSE A  |
| 133    |                   | 165         |                        | 197    |   | 229    |  |
| 134    | SHELHE            | 166         |                        | 198    | ATHOUR  | 230    | HELD WES   |
| 135    |                   | 167         |                        | 199    |   | 231    | MIT SAFE   |
| 136    |                   | 168         | PATE ME                | 200    | 41144411  | 232    |  |
| 137    |                   | 169         |                        | 201    |   | 233    |  |
| 138    |                   | 170         |                        | 202    | ALL CO.   | 234    | THE HIL  |
| 139    |                   | 171         | 411-415                | 203    |   | 235    | MALL MILL  |
| 140    |                   | 172         |                        | 204    |   | 236    | M314 411   |
| 141    |                   | 173         |                        | 205    | <u>*1114*![[14]</u>   | 237    | SEE SEE  |
| 142    |                   | 174         |                        | 206    |   | 238    |  |
| 143    | MISHIL            | 175         |                        | 207    |   | 239    |  |
| 144    |                   | 176         |                        | 208    |   | 240    |  |
| 145    |                   | <b>17</b> 7 |                        | 209    |   | 241    |  |
| 146    |                   | 178         | TINTLE                 | 210    | 21/22/21/2  | 242    | 3411534  |
| 147    | MITARITA          | 179         |                        | 211    |   | 243    |  |
| 148    |                   | 180         | 1.642/116              | 212    |   | 244    |  |
| 149    | pridation (S      | 181         | 1145116                | 213    | SHEELERT  | 245    | CHAPLARE   |
| 150    |                   | 182         |                        | 214    |   | 246    | FRET 144   |
| 151    |                   | 183         | BURE SE                | 215    |   | 247    | MINER  |
| 152    |                   | 184         |                        | 216    |   | 248    |  |
| 153    |                   | 185         | LEMELIES               | 217    | <u> </u>  | 249    |  |
| 154    | AMELES.           | 186         | JATE LINE              | 218    | SALIT FAIT  | 250    |  |
| 155    | 941.44 P.         | 187         |                        | 219    |   | 251    |  |
| 156    |                   | 188         | SETT ALL               | 220    | 4104.88%  | 252    |  |
| 157    | 47 48 13 6        | 189         | attledt.               | 221    |   | 253    |  |
| 158    | MET LOTE LA       | 190         | MELLS PERSON           | 222    |   | 254    |  |
| 159    | INTEL CORP        | 191         | LINELINE               | 223    | Colifornia 05051.0  | 255    | 6 7501   |

INTEL CORP. 3065 Powers Avenue, Santa Clara, California 95051 • (408) 246-7501

# APPENDIX D TELETYPE MODIFICATIONS FOR SIM4-01/SIM4-02

The SIM4-01 and SIM4-02 micro computer systems and associated software have been designed for interface to a model ASR 33 teletype wired in accordance with the following description.

The ASR 33 teletype must receive the following internal modifications and external connections:

## Internal Modifications

- 1. The current source resistor value must be changed to 1450 ohms. This is accomplished by moving a single wire. (See Figures 5 and 6.)
- 2. A full duplex hook-up must be created internally. This is accomplished by moving two wires on a terminal strip. (See Figures 4 and 6.)
- 3. The receiver current level must be changed from 60mA to 20mA. This is accomplished by moving a single wire. (See Figures 4 and 6.)
- 4. A relay circuit must be introduced into the paper tape reader drive circuit. The recommended circuit consists of a relay, a resistor, a capacitor and suitable mounting fixture. An alternate circuit utilizes a thyractor for suppression of inductive spikes. This change requires the assembly of a small "vector" board with the relay circuit on it. It may be mounted in the teletype by using two tapped holes in the mounting plate shown in Figure 1. The relay circuit may then be added without alteration of the existing circuit. (See Figures 2, 3, and 6.) That is, wire "A", to be connected to the brown wire in Figure 2, may be spliced into the brown wire near its connector plug. The "line" and "local" wires must then be connected to the mode switch as shown. Existing reader control circuitry within the teletype need not be altered.

## **External Connections**

- 1. A two-wire receive loop must be created. This is accomplished by the connection of two wires between the teletype and the "SIM" board in accordance with Figure 6.
- 2. A two-wire send loop similar to the receive loop must be created. (See Figure 6.)
- 3. A two-wire tape reader loop connecting the reader control relay to the "SIM" board must be created. (See Figure 6.)




Figure 1. Relay Circuit (Alternate)




Figure 2. Distributor Trip Magnet




Figure 3. Mode Switch (Rear View)




Figure 4. Terminal Block




Figure 5. Current Source Resistor




Figure 6. Schematic




Figure 7. Block Diagram

# APPENDIX E SYSTEM INTERFACE AND CONTROL MODULES

## MCB4-10


The MCB4-10 is a completely assembled interconnect, display and control switch module which eliminates all hand wiring associated with an MP7-03/SIM4-01 setup. With the additions noted below, it becomes a self-contained system featuring the following:

- 1. Automatic PROM Programming (with SIM4-01, PROM set A0540, A0541, A0543, MP7-03 power supplies, TTY).
- 2. General Purpose Micro Processor with I/O and Display (with SIM4-01, power supplies).
- 3. Test System for checkout of PROMs (with SIM4-01, power supplies).

## The MCB4-10 includes the following:

- All interconnect circuitry necessary to implement the programming system described in section XIII of the "MCS-4 Users Manual".
- 2. Connectors for the SIM4-01 and MP7-03 boards.
- 3. A zero insertion force 24-pin socket for PROMs to be programmed. Appropriate connections to the MP7-03 connector are provided.
- 4. Teletype receive conditioning circuit, transmit source circuit, punch and reader control interface circuits. Access to these signals is provided by a 16 pin socket.
- 5. Control switches (2) and logic necessary for complementation of programmer input or output data.
- 6. Breakout and buffering of computer signals to open sockets for ease of access. This includes 16 ROM outputs, 16 ROM inputs, and 16 RAM outputs.
- 7. SIM4-01 ROM and RAM I/O port binary display using light emitting diodes. This includes 32 bits of display.
- 8. Data enable control switch which enables the MP7-03 output buffer.
- 9. A PROM selector switch which facilitates addition of a select function on the MP7-03 board for future use.
- 10. Two momentary pushbutton switches which drive the "test" and "reset" input lines on the SIM4-01 board.
- 11. Two transformers, 115Vrms, capacitors, fuse holder and AC input jack wired to develop a raw supply and filtering for development of the programming voltage.
- 12. A control switch for disabling the programming voltage.
- 13. Input jacks for applying externally supplied +5V DC and -10V DC to the assembly. (Note: Internal supplies are not included.)

The setup for the PROM programming application requires an MP7-03 (rear) and a SIM4-01 board installed in the MCB4-10. Also shown are flat cables interfaced via two 16-pin DIP sockets to the system.



MCB4-10/MP7-03/SIM4-01 System

#### 1. Micro Processor System


When the MCB4-10 is used as a micro processor, its features, such as the display for the output ports and input ports, may be utilized at the discretion of the user. As an example, consider the testing of SIM4-01 boards loaded with a PROM (1702) containing the following program: read ROM port 0 and ROM port 1, add the two values and store the result at RAM ports 0 and 1. The test could be implemented by connecting 8 switches to the "ROM input" socket. The actual switch circuit would consist of a single pole double throw switch wired with one pole to ground and the wiper wired to the appropriate socket connector pin in accordance with the MCB4-10 schematic (A3-1, A3-16... A3-13). The SIM4-01 is then inserted into the "SIM4-01" connector and a bench supply connected to the +5V DC and -10V DC input jacks. The actual test may now be performed. The reset button is depressed, clearing the system's memories and registers and the program executes. The result appears at the LED display and may be verified for correctness. The display lights of interest are identified on the system's printed circuit board as "OUTPUT PORTS", "RAM 0", "RAM 1", "BITS" 0, 1, 2, and 3.

## 2. Programming System

Consider the actual programming (in the hardware sense) of the 1702A PROM in the example above. The system can perform this function with the addition of an MP7-03 board inserted into the "PROGRAMMER BOARD" connector. An automatic programming system which allows data entry from a keyboard or papertape, automatic verification, listing of ROM contents, and hands-off programming is provided by the further addition of a SIM4-01 board with three pre-programmed PROMs A0540, A0541, A0543 and a modified teletype. The switches added in the manual set-up are deleted. The teletype modification consists of the addition of simple relay network described by MCS-4 Users Manual. The procedure for programming a 1602A/1702A PROM, then, is as follows:

- 1. Insert MP7-03 and SIM4-01 boards (SIM4-01 loaded with PROM A0540, A0541, A0543).
- 2. Connect teletype to "TTY" socket.
- 3. Connect +5V DC, -10V DC and 115 Vrms.
- 4. Depress "RESET".
- 5. Set "PROG.AC" to "ON".
- 6. Set "DATA ENABLE" to "DATA ENABLE".
- 7. Set "PROM SELECTOR" to "1601A/1701A".
- 8. Place teletype in "ON-LINE" mode.
- 9. Depress "RESET".
- 10. Insert PROM.
- 11. Place paper tape in TTY reader and set reader to "START".
- 12. Type in program command "P" and beginning and ending address.

Refer to section XIII for a complete description of the MCS-4 micro computer controlled programming system. The PROM is then automatically programmed and checked for correct content.




NOTE: 1. All signals are defined with respect to negative logic at the dual-in-line I/O socket (i.e., True [n-logic 1] = GND, False [n-logic 0] = +5V).

2. 1 TTL Load/Drive = 1.6 mA @ 4V.

| PORT            | LOGIC | COMPATIBILITY |
|-----------------|-------|---------------|
| ROM Input Port  | True  | TTL In        |
| ROM Output Port | False | TTL Out       |
| RAM Output Port | False | TTL Out       |
|                 |       |               |

MCB4-10 Interconnect and Control Module Printed Circuit Board



MCB4-10 Schematic

## **CAUTION:**

Permanent damage may result to MP7-03 board and PROM to be programmed if the DC POWER is turned OFF BEFORE the PRGM AC is turned off. The SIM4-01 and MP7-03 should never be inserted into their respective sockets with either the DC or AC power applied.

APPLY DC POWER BEFORE AC POWER AND REMOVE AC POWER BEFORE DC POWER.

#### M(CB4-20


The MCB4-20 is a completely assembled interconnect, display and control switch assembly which eliminates all hand wiring as sociated with an MP7-03/SIM4-02 setup. With the additions noted below, it becomes a self-contained system featuring the following:

- 1. Automatic PROM Programming (with SIM4-02, PROM set A0540, A0541, A0543, MP7-03, power supplies, TTY).
- 2. Automatic PROM Duplicating/Comparing (with SIM4-02, MP7-03, A0544 PROM Program, power supplies).
- 3. General Purpose Micro Processor With I/O and Display (with SIM4-02, power supplies).
- 4. Test System for checkout of PROM Programs (with SIM4-02, power supplies).

## T he MCB4-20 includes the following:

- 1.. All interconnect circuitry necessary to implement the programming system described in paragraph XIII of the MCS-4 Users Manual.
- 2... Connectors for the SIM4-02 and MP7-03 boards.
- 3. Two zero insertion force 24-pin sockets for PROMs. One socket for the "PROM to be programmed", one socket for a "Duplicating REF PROM", and appropriate connections to the MP7-03 connector.
- 4.. Teletype receive conditioning circuit, transmit source circuit, punch and reader control interface circuits (on the SIM4-02) and a TTY connect/disconnect switch. Access to these signals is provided by a 16 pin dip socket labeled "TTY" socket (J4). Flat cable is provided for the connector to TTY.
- 5. Two control switches for complementing programmer input or output data.
- 6. Eleven 16 pin DIP sockets provide easy access to SIM4-02 input, output and miscellaneous control signals. This includes 32 ROM inputs (8 ports x 4 bits), 32 ROM outputs (8 ports x 4 bits), and 64 RAM outputs (16 ports x 4 bits).
- 7. SIM4-02 ROM and RAM output port binary display using light emitting diodes. This includes 32 bits of ROM output display and 32 bits of RAM output display. The additional 32 bits of RAM output are not displayed but brought out to 16 pin sockets J6 and J7.
- 8. Data out control switch enables or disables the data from the MP7-03 to the SIM4-02 input ports or provides CPU software control of data out when in the duplicating position.
- 9. A DC power control switch which connects the external +5V and -10V power supplies to the SIM4-02 and MP7-03.
- 10. Two momentary pushbutton switches which drive the "test" and "reset" input lines on the SIM4-02 board.
- 11. Two transformers, a switch for 115V AC/220V AC, capacitor, fuse holder and AC input jack wired to develop the unregulated 80V DC which in turn is regulated on MP7-03 to 47V DC programming voltage.
- 12. A PRGM AC switch which controls the programming AC voltage.
- 13.. Input jacks for applying externally supplied +5V DC and -10V DC to the assembly. (Note: Internal supplies are not included, 5V @ 4A and -10V @ 2A supplies required [worst case].)

The setup for the PROM Programming application is shown below. The MP7-03 (rear) and the SIM4-02 board are installed in the MCB4-20.



MCB4-20/MP7-03/SIM4-02 System

## 1. Micro Processor System

When the MCB4-20 is used as a micro processor, its features, such as the output ports (with displays) and input ports, may be utilized at the discretion of the user. As an example, consider the testing of SIM4-02 boards loaded with a PROM containing the following program: read ROM port 0 and ROM port 1, add the two values and store the result at RAM ports 0 and 1. The test could be implemented by connecting eight switches to the "ROM input" socket. The actual switch circuit would consist of a single pole double throw switch wired with one pole to ground and the wiper wired to the appropriate socket connector pin in accordance with the MCB4-20 schematic (GND on input port equals a logic 1). The SIM4-02 is then inserted into the "SIM4-02" connector and a bench supply connected to the +5V DC and -10V DC input jacks. The actual test may now be performed. The DC power switch is turned on and the reset button is depressed, clearing the system's memories and registers. The program begins to execute. The result appears at the LED display and may be verified for correctness. The LED displays of interest are identified on the system's printed circuit board as "OUTPUT PORTS", "RAM 0", "RAM 1", "BITS" 0, 1, 2, and 3.

## 2. Programming System

Consider the actual programming (in the hardware sense) of the 1702A PROM in the example above. The system can perform this function with the addition of an MP7-03 board inserted into the "MP7-03" connector. An automatic programming system which allows data entry from a keyboard or papertape, automatic verification, listing of ROM contents, and hands-off programming is provided by the further addition of a SIM4-02 board with three pre-programmed PROMs A0540, A0541, A0543, and a modified teletype. The teletype modification consists of the addition of simply relay network described by MCS-4 Users Manual or TTY application note. The procedure for programming a PROM, then, is as follows:

- 1. Insert MP7-03 and SIM4-02 boards (SIM4-02 loaded with PROM A0540, A0541, A0543).
- 2. Connect teletype to "TTY" socket using the flat cable provided.
- 3. Connect +5V DC, -10V DC and 115V AC/220V AC.
- 4. Set "DC Power" switch to "ON" (See Caution below).
- 5. Depress "RESET".
- 6. Set "PRGM AC" to "ON".
- 7. Set Data Out to "Enable".
- 8. Set "Data In" and "Data Out", "True/Compl", to desired position.
- 9. Set TTY switch to "TTY Connect".
- 10. Place teletype in "ON-LINE" mode.
- 11. Depress "RESET".
- 12. Insert an erased 1702A PROM into the "PROM to be Programmed" 24 pin zero force socket.
- 13. Place paper tape in TTY reader and set reader to "START".
- 14. Type in program comman "P" and beginning and ending addresses.

The steps above are fully described in section XIII of the MCS-4 Users Manual. The PROM is then automatically programmed and checked for correct content.

## **CAUTION:**

Permanent damage may result to MP7-03 board and PROM to be programmed if the DC POWER is turned OFF BEFORE the PRGM AC is turned off. The SIM4-02 and MP7-03 should never be inserted into their respective sockets with either the DC or AC power applied.


APPLY DC POWER BEFORE AC POWER AND REMOVE AC POWER BEFORE DC POWER.

## 3. Automatic PROM Duplicating/Comparing

The MCB4-20 may be used to duplicate or compare 1702/1702A PROMs by the use of the SIM4-02, MP7-03, external power supplies and A0544 PROM. The following procedure should be followed for duplicating or comparing 1702/1702A PROMs.

- 1. Insert SIM4-02 into the MCB4-20.
- 2. Install A0544 PROM in SIM4-02 PROM socket 0.
- 3. Insert MP7-03 into the MCB4-20.
- 4. Connect external power supplies and AC power cord.
- 5. Turn "DC Power" switch on (See Caution note).
- 6. Press "Rest" button.


- 7. Provide a ground potential to "ROM Input (0-3)" socket J9; pin number in accordance with desired operation:
  - a. Duplicate 1702A PROMs: GND J9-5
  - b. Duplicate 1702 PROMs: GND J9-6
  - c. Compare 1702/1702A PROMs: GND J9-7
- 8. Set "Data Out" control switch to "ROM Duplicate" (for duplicate and compare).
- 9. Set both "Data In" and "Data Out" switches to either "True" (for exact duplicate) or "Complement" (for complement duplicate). For compare, always set the switches to "True".
- 10. Set TTY switch to "TTY Disconnect".
- 11. Press "Reset" button.
- 12. Turn "PRGM AC" switch "On" (for duplicating ONLY).
- 13. Insert REF PROM into "Duplicating REF PROM" socket and other PROM in "PROM to be Programmed" socket.
- 14. Press "Test" button. BANK 0, RAM 0, Bit 1 will light indicating "Start".
- 15. a. If an error occurs during duplicating or comparing, BANK 0 RAM 0, Bit 2 will light. To continue, press "Test", otherwise press "Reset" and remove "PROM to be Programmed". During duplicating or comparing, four passes are made before claiming an error. DURING DUPLICATE, PROMs ARE AUTOMATICALLY COMPARED AFTER EACH LOCATION IS PROGRAMMED.
  - b. If the program finishes, Bank 0, RAM 0, Bit 3 will light. Remove "PROM to be Programmed".
- 16. Remove REF PROM from socket.
- 17. Turn "PRGM AC" switch Off.
- 18. Turn "DC Power" switch Off.



NOTE: 1. All signals are defined with respect to negative logic at the dual-in-line I/O socket (i.e., True [n-logic 1] = GND, False [n-logic 0] = +5V).

2. 1 TTL Load/Drive = 1.6 mA @ .4V.

| PORT                          | LOGIC | COMPATIBILITY |
|-------------------------------|-------|---------------|
| ROM Input Port 0-7            | True  | TTLIn         |
| ROM Output Port 0-7           | False | TTL Out       |
| RAM Output Port 0-3, Bank 0-1 | False | TTL Out       |
| RAM Output Port 0-3, Bank 2-3 | True  | TTL Out       |



The following table lists the indicators used in the A0544 PROM Duplicator/ Comparator Program to provide pertinent status, control, address, data in and data out information:

```
Bank Ø, RAM Ø, Bit 1:
Bank Ø, RAM Ø, Bit 2:
                              "Start"
                              "Error"
                                                        Status
Bank Ø, RAM Ø, Bit 3:
                              "Finish"
                             1702A R/W Control
1702 R/W Control
Bank Ø, RAM 1, Bit 1:
Bank Ø, RAM 1, Bit 2:
                                                       Control
Bank Ø, RAM 1, Bit 3:
                             Prom DE/REF ROM CS
Bank Ø, RAM 2, Bit Ø:
Bank Ø, RAM 2, Bit 1:
                             D2
Bank Ø, RAM 2, Bit 2:
                             D3
Bank Ø, RAM 2, Bit 3:
Bank Ø, RAM 3, Bit Ø:
                                                       PROM to be PRGM
                             D4
                             D5
                                                       Data Out
Bank Ø, RAM 3, Bit 1:
Bank Ø, RAM 3, Bit 2:
                             D6
                             D7
Bank Ø, RAM 3, Bit 3:
                             D8
         ROM Ø, Bit Ø:
         ROM Ø, Bit 1:
                             A1
         ROM Ø, Bit 2:
                             A2
         ROM Ø, Bit 3:
                             A3
                                                       PROM to be PRGM/REF ROM
         ROM 1, Bit Ø:
                             A4
                                                       Address
         ROM 1, Bit 1:
                             Α5
         ROM 1, Bit 2:
                             A6
         ROM 1, Bit 3:
                             A7
         ROM 2, Bit Ø;
         ROM 2, Bit 1:
                             D2
         ROM 2, Bit 2:
                             D3
                                                       PROM to be PRGM
         ROM 2, Bit 3:
                                                       Data in/(REF ROM
                             D4
         ROM 3, Bit Ø:
                             D5
                                                       Data Out)
         ROM 3, Bit 1:
                             D6
         ROM 3, Bit 2:
                             D7
         ROM 3, Bit 3:
```

The complete program is shown in Appendix H.

#### APPENDIX F

## SIM4 HARDWARE ASSEMBLER for SIM4-01 or SIM4-02

## INTRODUCTION

The SIM4 Hardware assembler is a program stored in Intel PROMs A0740, A0741, A0742 and A0743 which translates a symbolic assembly language into bit patterns suitable for MCS-4 control storage programming. It operates on the SIM4-01 or the SIM4-02 micro computer system with at least 3 RAMs and an ASR-33 teletype. A block diagram is given in figure 1.1.

The assembler accepts input source text from the teletype keyboard or paper tape reader on each of two required passes. A name table and source listing are created on the first pass. On the second pass, the source text is reread and a programming paper tape and associated listing are generated. The programming tape is suitable for programming of the Intel 1702A erasable PROM (using the MP7-03 programmer system) or for the Intel 4001 metal mask ROM.




Figure 1.1. Assembler Hardware Block Diagram

## **DESCRIPTION**

## **Assembly Passes**

During pass 1, the assembler constructs a name table from the source text and generates a listing. The source text entries are prompted by an address location printed on each line of the listing. Paper tape reader on/off controls are issued by the assembler during the prompting.

Diagnostics are performed during pass 1. Errors such as duplicated labels, name table overflows, and unrecognized instruction mnemonics are flagged. Operator intervention of the reader operation and subsequent keyboard entries can be used to edit an erroneous source entry.

A programming tape and a listing of its contents are created during pass 2. Entry of the source tape and any editing during pass 1 must be repeated. The assembler decodes the instruction mnemonics, searches the name table for addresses, and forms binary representations of the machine instructions. Simultaneously, it controls the read operation, punches and lists the object tape and executes further diagnostics. The diagnostics will flag errors such as unrecognized instruction mnemonics, undefined names and off page references.

## **Operating Procedures**

Two normal modes of operation are possible with the assembler. A source tape may be prepared in advance, off-line, using the perforator backspace and rubout character to correct minor errors. This tape may be fed, with the reader, to the assembler twice, with the perforator turned off during pass 1, and on during pass 2 (if a ROM programmer tape is desired).

Alternatively, a good teletypist may type the source program directly in on-line, with the perforator turned on, using the punched tape to feed the source back in on pass 2. This tape may also be edited manually off-line for purposes of updating the program for re-assembly. Most minor errors in typing may be corrected by cancelling the line (control-X or escape) and restarting, or by modification of the partially typed line.

A combination of the two methods is also possible, reading the tape from an earlier edition in on pass 1 with the perforator turned on, making corrections manually by stopping the reader, pulling portions to be deleted through, and keying in portions to be added. The repunched tape is used as text input on pass 2.

Samples of the listing generated during pass 1 and pass 2 are given in Figures 2.1 and 2.2. Another example with a step-by-step procedure is given in Appendix B.

```
9:/
     TYPICAL ASSEMBLY FOR A VERY SMALL SAMPLE PROGRAM.
0:P5
       = 10
                        ASSIGN VALUE 10 TO NAME P5
Ø:
        : 15
15:
          NOP
16:LABA,
            CLB
          FIM P5 89
17:
                          /NOTE COMMENT
19:
          SRC P5
20:LAB2,
         RDR
21:
          JTN LAB2
23:
          JMS TR3
25:
          JUN LABA
27: TR3,
          LDM 8
          ADD 11
28:
29:
          XCH 5
30:
          BBL
              7
31:5
```

Figure 2.1. Pass 1 Listing

```
0: 0: 0: 15:BPPPPPPPF
16:BNNNPPPPF 17:BPPNPNPNF BPNPNNPPNF 19:BPPNPNPNNF
20:BNNNPNPNF 21:BPPPNNPPNF BPPPNPNPPF 23:BPNPNPPPF
BPPPNNPNNF 25:BPNPPPPPPF BPPPNPPPPF 27:BNNPNNPPPF
28BNPPPNPNNF 29:BNPNNPNPNF 30:BNNPPPNNNF 31:
F
```

Figure 2.2. Pass 2 Listing

## **Assembly Language**

The assembler operates with the 64-character subset of ASCII generated by the ASR-33 teletype, along with the control characters: carriage return, linefeed, escape, start of heading, start of text, and delete or rubout. The 31 character subset containing the lower case letters are ignored by the assembler, and are treated the same as the delete character.

Source instruction mnemonic statements include all of those specified in the MCS-4 Users Manual. This set is augmented by extended mnemonics for conditional jumps and a pseudo operand used for equating labels to values or modification of the assembly address.

Symbolic addressing is provided for by definition of labels consisting of one or more characters.

The use of comment fields and transparent headers is also provided for by the assembler.

## **CONTROL CHARACTERS**

In the discussion to follow, the following generic terms will be used freely:

<u>Control</u>: Any of the first 32 codes in the full ASCII set, obtained on the teletype by one of the special keys, linefeed, return, or ESC; or by holding down the "CTRL" key while typing a letter key.

<u>Separator</u>: Any of the first 48 codes in the full ASCII set, including the control, space, comma, plus, minus, slash, etc. Any number of separators may be linked together wherever a separator is to be used, but the other separators should normally be used singly.

Digit: Any of the ten digits, 0-9.

Letter: Any of the 26 capital letters of the alphabet,

Special significance is attached to the following characters by the assembler:

LINEFEED: Source text lines are initiated by linefeed characters, which are recognized by the assembler to condition the prefixing of the address value of the current location to be assembled.

SOH (Start of Heading — Control A): If the first character after a linefeed is an SOH, all characters following it until the next STX are ignored by the assembler and not printed on pass 1 of the assembly.

STX (Start of Text — Control B): Heading information initiated by an SOH is terminated by a STX. Another SOH may follow the STX, with more heading information, which is in turn followed by another STX, and so on, as desired. The assembler delimits the address counter typeout with an SOH-STX pair, so that its presence on the tape will not interfere with the subsequent use of the tape as source text input.

ESC (Escape): An erroneous line of input source text may be cancelled by an escape character or a cancel (Control-X) if it is typed in before the terminal separator of the mnemonic or any required operands. The assembler responds to an escape or a cancel by typing the up arrow (†) then ringing the bell. The line will be restarted after the next linefeed. If the up-arrow and bell response is not forthcoming, the cancel has been ignored, because either it is too late in the line (i.e., the terminal delimiter has already been accepted) or the line has been identified by the assembler as a comment line.

RUBOUT (Delete): This character is ignored by the assembler, and may occur anywhere in the input text except in front of an SOH. The preparation of tapes of source text is facilitated by the fact that erroneous characters accidentally punched into the tape may be effectively removed by backing the tape up in the perforator and repunching the frames with rubouts.

- \$: A dollar sign as the first character following the linefeed or STX signals the end of the source text to the assembler, and conditions the punching of the leader or trailer in the object tape.
- + —: A plus or minus sign serves simultaneously as an operational sign in the computation of an operand value, and as the terminal delimiter for the term immediately preceding it.
- \*: The asterisk is recognized by the assembler in an operand field to have a value equal to the address of the (first byte of the) current instruction.

## **NUMBER SYSTEM**

All numeric values in the source code are recognized by the assembler as decimal, and all numeric values generated by the assembler are in decimal. Since the internal representation of the numeric values is 12-bit binary, the largest value that may be accommodated is 4095 ( $2^{12} - 1$ ). Decimal numbers in the source text must not exceed 4095 for correct operation of the assembler, although there is no such restriction on the computation of values, except that the value will truncate modulo 4096 at each step. Negative numbers may be calculated, and are handled in two's complement notation, e.g., -N = 4096 - N.

## **FORMAT**

The assembler is a line-statement, free-format assembler in the following sense: each line of the source text (except for comment lines) assembles into one machine instruction or one byte of data; each field of the source code line is defined by its context and not by its fixed position in the line.

The typical line of source code begins with a linefeed. The next character determines the interpretation of the line. If it is a dollar sign, \$, the previous line is considered as the end of the source text and the assembler proceeds to the next pass. If it is a control A (ASCII start of header, SOH) header information terminated by a Control B (ASCII start of text, STX) is anticipated. If it is an alphabetic character, it is interpreted as the first character of a label. A space is interpreted as the terminator for a null label field. The assembler then expects a mnemonic or a pseudo operand. If a "[", "]", "@", "/", " \ ", or "\ \ ", is entered, a fatal error results. If the first character is any other than those mentioned above, the remainder of the line is treated as comment.




Figure 5.1. Statement

The division of a statement by fields is exemplified in Figure 5.1. The following sections describe the various elements in detail. Statements accordingly may assume several configurations.

#### Names

Eight entries in the name table are accommodated by each 4002 RAM chip. Maximums of 31 and 127 names are provided for the SIM4-01 and SIM4-02 boards respectively. A name consists of one or more characters, the first of which is a letter. The rest of the characters may be letters, digits, or any of the following special characters: ":", ";", "<", "=", ">", "", "", "", "" \", ""

To assure consistent operation, distinct names should be unique through the first three characters, although in some cases this may not be essential (the sum of the binary representations of all characters after the third, modulo 4, is used to distinguish names which are identical in the first three characters). The following are some examples of valid names:

CLB

CZ

**POLO** 

Α

G = 3A

XYZ

**XYZW** 

Note that the first three are valid names, and have no pre-assigned values. The following are examples of invalid names:

35A (does not begin with a letter)

C/D (contains an imbedded separator)

## Labels

The label field of the line of source text begins immediately after the linefeed (or STX) and ends with the first separator. If the label field is null (i.e., no label in the line) the first separator must be a space to avoid making the whole line a comment line. All labels must conform to the rules for the orthography of names. Every name used in an operand field in the program to be assembled must occur exactly once in a label field, and the numeric value of the name is equal to the address of the instruction or datum on the line with the lable, or the value assigned to the label by the "=" pseudo-op. If the name occurs in more than one label field, an error is indicated, and the most recent value applies. If the name does not occur in a label field an error is indicated, and the value zero (0) is used.

## **Instruction Mnemonics**

All of the instruction mnemonics defined in the MCS-4 Users Manual are recognized by the assembler. In addition, the following extended mnemonics are recognized as particular cases of the conditional jump:

JTZ Jump on test zero JTN Jump on test not zero **JTO** Jump on test one JCZ Jump on carry/line zero **JNC** Jump on no carry (i.e. = 0) JCO Jump on carry/link one JOC Jump on carry JAZ Jump on accumulator zero JNZ Jump on accumulator not zero JAN Jump on accumulator not zero

All of the memory and accumulator group instructions, and the NOP instruction require no operand field; the ISZ, FIM and JCN instructions require two operand fields; all other instructions, including the extended mnemonics for the conditional jump instruction, require one operand field.

## **Pseudo-Operators**

The assembler is provided with one pseudo-operator having two functions. It serves to equate labels to values other than instruction addresses, and it enables assembly to begin at some address other than 0. The pseudo-op consists of one of the following characters in the mnemonic field of a source text line:

```
":", ";", "<", "=", ">", "?"
```

This special character is followed by a single operand field, which, when evaluated, becomes the value of the pseudo-op. If the label field of the pseudo-op line is null, the value of the operand field becomes the address of the next instruction to be assembled. If the label field contains a name it is assigned the value of the operand. It should be noted that the excessive use of this pseudo-op to define the address of the next instruction, other than at the beginning of individual ROM pages, will lead to discontinuities in the object code which are not recognized by the 1701 programmer, and the practice should be avoided. Note also that when using the pseudo-op to define the address of the next instruction to be assembled, the operand field may not contain (as yet) undefined names, since this will result in ambiguities which will not be flagged as erroneous. The following are some examples of the proper use of the pseudo-op:

POLL = 6
: 0 (This is unnecessary at the beginning of a program, since the assembler always begins at zero anyway).

NEXT: 512
?Next (Start at the beginning of ROM page 2)

#### Operand Fields

CZ = 10

An operand field begins after the space(s) which terminates the mnemonic field, or after the separator which terminates the previous operand field. It consists of one or more terms separated by operational signs (+ or -) and is terminated by a separator other than an operational sign (such as a space, comma, or carriage return), with no imbedded separators other than the operations signs. Each term in the operand field may be a decimal number, a register pair designation, a register designation, a name, or the special symbol "\*", which has a value equal to the address of the first byte of the current instruction. The value of the operand is equal to the two's complement algebraic sum of the terms, modulo 4096. If the operand is larger than the receiving field in the instruction, it is truncated on the left (i.e., the most significant bits are removed as necessary) to fit, with no error indication, except for off-page references in the address field of the ISZ and conditional jump instructions. Some examples of valid operand fields:

```
ABC
5,
B + 6
* -1 (The address of the byte immediately preceding the current instruction)
A-B+13 = Q
3P Register Pair 3, value 6
(Null operand, value zero)
```

It should be noted that null operand fields must be terminated by a parenthesis, asterisk, period, comma, or slash. Some invalid operand fields:

O/F (Imbedded Separator)
=3A (Invalid term may not begin with =)
\$ (Separator is ignored, and search continues for operand)

## **Register Designators**

Instructions which operate on register pairs must be coded with the even-numbered register number, or an equivalent expression, in the operand field. Thus "SRC 2" refers to registers 2 and 3, not pair 2 in the sense of registers 4 and 5. If it is desired to code register pair numbers, the same instruction may be coded "SRC 1P". Any register pair (or in fact any even numbered register) may be so defined by a single digit followed by a letter or other non-digit, non-separator. It is essential that the register operand field evaluate to an even number for those instructions which operate on register pairs, since if the operand evaluates to an odd number the instruction op code will be altered, with no indication of error. The following are some examples of valid register pair operands:

5P
3:
PO11 (assuming PO11 has been equated to an even number)
513-7 (truncated to 10)

## Conditional Jumps

The first operand field in the JCN instruction is evaluated in a strictly numeric fashion, just as all other operand fields. Thus to effect a jump on the condition of zero carry, the numeric value of the first operand field of the JCN must be 10. If it is desired to use mnemonic condition names such as CZ or AN, etc., these names must be equated to their numeric equivalents:

CZ = 10 AN = 12 JCN CZ Label

To avoid using up valuable name table space on condition names, the extended mnemonics may be used for the conventional conditional jumps. The following three instructions will assemble to the same object code, provided CZ has been equated to 10:

JCN CZ LABEL JCN 10 LABEL JCZ LABEL

#### Data Constants ^

It is desirable to define numeric or address constants to be assembled into the ROM image independent of any instructions (such as might be accessed by a FIN instruction). This is possible by using a null mnemonic field. The assembler will then expect one operand field, the first term of which must be a positive number. In all other respects, the operand field is evaluated the same as any other operand field, and it is assembled into one byte of object code, truncating to eight bits if necessary with no error indication. The following are some examples of valid data constants:

0 4095 (truncated to 255) 00+ABC (equal to the address ABC)

The following are some examples of invalid constant data fields:

ABC (does not begin with a number)
-18 (number is not positive)

## **ERROR FLAGS**

Five errors are recognized by the assembler, and each one is indicated by a single character typeout followed by a bell. Some of the errors are detected in pass 1, and some of them are not detected until pass 2. The typeout for errors detected in pass 2 occurs between the colon typed with the location address, and the "B" which begins the object code for that instruction. Corrective action is indicated where it is possible.

| FLAG | PASS   | DESCRIPTION  |
|------|--------|--|
| "    | 1      | Duplicate label. The value assigned on this line supercedes the previous value for all subsequent references. If typing in source text manually, recovery may be effected by equating this label to its former value, then selecting a new name to restart the line. For example:  25: ABC SRC 2 Original Label.   |
|      |        | 43: ABCD " = 25 Old Value Reassigned 43: ABCD1 ADM New Line Restarted  |
| %    | 1      | Name table overflow. May occur on pass 2 if the source text differs from that used in pass 1, a procedure not recommended. The label so flagged has not been added to the name table, and any reference to it will be flagged as undefined on pass 2. No remedy is possible except to add more 4002 RAM (up to the limit of 16 RAMs), or to remake the source program with fewer labels.   |
| !    | 1 or 2 | Unrecognized instruction mnemonic. One byte, with an op code of zero and a four-bit operand is assembled. The line may be cancelled before the terminal delimiter of the operand, and re-typed with the corrected mnemonic.  |
| ?    | 2      | Undefined name in an operand field. The entire operand is assembled as a zero value to facilitate correction of a PROM (any remaining terms are not examined, and may be incorporated into a second operand field). Since this flag is issued only on pass 2, reference must be made to the corresponding line of the pass 1 listing to determine (by conjecture) the offending name. Unless the error is patchable, re-assembly is normally required. |
| &    | 2      | Off page reference by JCN or ISZ instruction operand. Normally, no recovery is possible, and the source program must be rearranged and re-assembled to correct the error.  |

## **OUTPUT TAPE**

The assembler generates a ROM programming tape in the "BNPF" format required by the MP7-02 programmer system, when connected to the SIM4 system. It may also be used as mask development on the 4001 ROM. The output tape is preceded and followed by 12 inches of nulls, and has an average of four locations per line. Each instruction is identified with the address in decimal, followed by a colon, for correlation with the pass 1 listing.

Extensive use of pseudo-ops (which generate no object code, but which punch an address anyway) and cancelled lines will cause the listing of the object code to pile up on the right margin, but this will not adversely affect the operation of the ROM programming.

## **PROGRAMMING SUGGESTIONS**

Users of the Fortran program, ASM4, will find it convenient to limit their programming habits in some of the following ways to enhance compatibility between the two assemblers:

- 1. Names should not exceed five characters in length, and should be constructed only of letters and digits.
- 2. Standard condition names and register identifier names should not be used for any other purpose.
- 3. Instruction mnemonics should not be used as names.
- 4. Labels should be terminated by a comma-space.
- 5. Operand fields should be delimited by spaces.
- 6. All numeric values should be in decimal.
- 7. All conditional jumps should be coded with the JCN mnemonic and the appropriate condition name.
- Comments on source text lines should be preceded by slashes, and comment lines must have a slash in column 1 (i.e., the first character after the linefeed).
- 9. Pseudo-ops should be avoided, except to assign values to condition names at the beginning or end of the program tape (where they are easily removed).

## LIST OF OPERATING INSTRUCTIONS

[Those instructions preceded by an asterisk (\*) are 2 word instructions that occupy 2 successive locations in ROM]

MACHINE INSTRUCTIONS (Logic 1 = Low Voltage = Negative Voltage; Logic 0 = High Voltage = Ground)

| MNEMONIC | OPR<br>D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub>     | OPA<br>D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub>   | DESCRIPTION OF OPERATION  |
|----------|--|--|---|
| NOP      | 0000   | 0 0 0 0  | No operation.   |
| *JCN     | 0 0 0 1<br>A <sub>2</sub> A <sub>2</sub> A <sub>2</sub> A <sub>2</sub> | C <sub>1</sub> C <sub>2</sub> C <sub>3</sub> C <sub>4</sub><br>A <sub>1</sub> A <sub>1</sub> A <sub>1</sub> A <sub>1</sub> | Jump to ROM address A <sub>2</sub> A <sub>2</sub> A <sub>2</sub> A <sub>2</sub> , A <sub>1</sub> A <sub>1</sub> A <sub>1</sub> A <sub>1</sub> (within the same ROM that contains this JCN instruction) if condition C <sub>1</sub> C <sub>2</sub> C <sub>3</sub> C <sub>4</sub> (1) is true, otherwise skip (go to the next instruction in sequence). |
| *FIM     | 0 0 1 0<br>D <sub>2</sub> D <sub>2</sub> D <sub>2</sub> D <sub>2</sub> | R R R 0<br>D <sub>1</sub> D <sub>1</sub> D <sub>1</sub> D <sub>1</sub>   | Fetch immediate (direct) from ROM Data D <sub>2</sub> , D <sub>1</sub> to index register pair location RRR. <sup>(2)</sup>  |
| SRC      | 0 0 1 0  | RRR1   | Send register control. Send the address (contents of index register pair RRR to ROM and RAM at $X_2$ and $X_3$ time in the Instruction Cycle.   |
| FIN      | 0 0 1 1  | RRRO   | Fetch indirect from ROM, Send contents of index register pair location 0 out as an address. Data fetched is placed into register pair location RRR.   |
| JIN      | 0 0 1 1  | RRR1   | Jump indirect, Send contents of register pair RRR out as an address at $A_1$ and $A_2$ time in the Instruction Cycle.   |
| *JUN     | 0 1 0 0<br>A <sub>2</sub> A <sub>2</sub> A <sub>2</sub> A <sub>2</sub> | A <sub>3</sub> A <sub>3</sub> A <sub>3</sub> A <sub>3</sub><br>A <sub>1</sub> A <sub>1</sub> A <sub>1</sub> A <sub>1</sub> | Jump unconditional to ROM address A <sub>3</sub> , A <sub>2</sub> , A <sub>1</sub> .  |
| *JMS     | 0 1 0 1<br>A <sub>2</sub> A <sub>2</sub> A <sub>2</sub> A <sub>2</sub> | A <sub>3</sub> A <sub>3</sub> A <sub>3</sub> A <sub>3</sub><br>A <sub>1</sub> A <sub>1</sub> A <sub>1</sub> A <sub>1</sub> | Jump to subroutine ROM address A <sub>3</sub> , A <sub>2</sub> , A <sub>1</sub> , save old address. (Up 1 level in stack.)  |
| INC      | 0 1 1 0  | RRRR   | Increment contents of register R RR R. (3)  |
| *ISZ     | 0 1 1 1<br>A <sub>2</sub> A <sub>2</sub> A <sub>2</sub> A <sub>2</sub> | R R R R<br>A <sub>1</sub> A <sub>1</sub> A <sub>1</sub> A <sub>1</sub>   | Increment contents of register RRRR. Go to ROM address A <sub>2</sub> , A <sub>1</sub> (within the same ROM that contains this ISZ instruction) if result ≠0, otherwise skip (go to the next instruction in sequence).  |
| ADD      | 1 0 0 0  | RRRR   | Add contents of register RRRR to accumulator with carry.  |
| SUB      | 1 0 0 1  | RRRR   | Subtract contents of register RRRR to accumulator with borrow.  |
| LD .     | 1 0 1 0  | RRRR   | Load contents of register RRRR to accumulator.  |
| хсн      | 1 0 1 1  | RRRR   | Exchange contents of index register RRRR and accumulator.   |
| BBL      | 1 1 0 0  | DDDD   | Branch back (down 1 level in stack) and load data DDDD to accumulator.  |
| LDM      | 1 1 0 1  | DDDD   | Load data DDDD to accumulator.  |
| JTZ      | 0 0 0 1<br>A <sub>2</sub> A <sub>2</sub> A <sub>2</sub> A <sub>2</sub> | 0 0 0 1<br>A <sub>1</sub> A <sub>1</sub> A <sub>1</sub> A <sub>1</sub>   | Jump if test zero (5)   |
| JTN      | 0 0 0 1<br>A <sub>2</sub> A <sub>2</sub> A <sub>2</sub> A <sub>2</sub> | 1 0 0 1<br>A <sub>1</sub> A <sub>1</sub> A <sub>1</sub> A <sub>1</sub>   | Jump if test not zero (5)   |
| JTO      | 0 0 0 1<br>A <sub>2</sub> A <sub>2</sub> A <sub>2</sub> A <sub>2</sub> | 1 0 0 1<br>A <sub>1</sub> A <sub>1</sub> A <sub>1</sub> A <sub>1</sub>   | Jump if test one (5)  |
| JCZ      | 0 0 0 1<br>A <sub>2</sub> A <sub>2</sub> A <sub>2</sub> A <sub>2</sub> | 0 0 1 0<br>A <sub>1</sub> A <sub>1</sub> A <sub>1</sub> A <sub>1</sub>   | Jump if carry/link zero (5)   |
| JNC      | 0 0 0 1<br>A <sub>2</sub> A <sub>2</sub> A <sub>2</sub> A <sub>2</sub> | 1 0 1 0<br>A <sub>1</sub> A <sub>1</sub> A <sub>1</sub> A <sub>1</sub>   | Jump if no carry (5)  |
| JCO      | 0 0 0 1<br>A <sub>2</sub> A <sub>2</sub> A <sub>2</sub> A <sub>2</sub> | 0 0 1 0<br>A <sub>1</sub> A <sub>1</sub> A <sub>1</sub> A <sub>1</sub>   | Jump if on carry/link one (5)   |
| JOC      | 0 0 0 1<br>A <sub>2</sub> A <sub>2</sub> A <sub>2</sub> A <sub>2</sub> | 0 0 1 0<br>A <sub>1</sub> A <sub>1</sub> A <sub>1</sub> A <sub>1</sub>   | Jump on carry (5)   |
| JAZ      | 0 0 0 1<br>A <sub>2</sub> A <sub>2</sub> A <sub>2</sub> A <sub>2</sub> | 0 1 0 0<br>A <sub>1</sub> A <sub>1</sub> A <sub>1</sub> A <sub>1</sub>   | Jump if accumulator equalt to 0 (5)   |
| JNZ      | 0 0 0 1<br>A <sub>2</sub> A <sub>2</sub> A <sub>2</sub> A <sub>2</sub> | 1 1 0 0<br>A <sub>1</sub> A <sub>1</sub> A <sub>1</sub> A <sub>1</sub>   | Jump if accumulator non zero (5)  |
| JAN      | 0 0 0 1<br>A <sub>2</sub> A <sub>2</sub> A <sub>2</sub> A <sub>2</sub> | 1 1 0 0<br>A <sub>1</sub> A <sub>1</sub> A <sub>1</sub> A <sub>1</sub>   | Jump if accumulator non zero (5)  |

## INPUT/OUTPUT AND RAM INSTRUCTIONS

(The RAM's and ROM's operated on in the I/O and RAM instructions have been previously selected by the last SRC instruction executed.)

| MNEMONIC           | OPR<br>D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub> | OPA<br>D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub> | DESCRIPTION OF OPERATION  |
|--------------------|--|--|---|
| WRM                | 1 1 1 0  | 0 0 0 0  | Write the contents of the accumulator into the previously selected RAM main memory character.   |
| WMP                | 1 1 1 0  | 0 0 0 1  | Write the contents of the accumulator into the previously selected RAM output port. (Output Lines)                                      |
| WRR                | 1 1 1 0  | 0 0 1 0  | Write the contents of the accumulator into the previously selected ROM output port. (I/O Lines)   |
| WPM(6)             | 1 1 1 0  | 0 0 1 1  | Write the contents of the accumulator into the previously selected half byte of read/write program memory (for use with 4008/4009 only) |
| WRφ <sup>(4)</sup> | 1 1 1 0  | 0 1 0 0  | Write the contents of the accumulator into the previously selected RAM status character 0.  |
| WR1 <sup>(4)</sup> | 1 1 1 0  | 0 1 0 1  | Write the contents of the accumulator into the previously selected RAM status character 1.  |
| wR2 <sup>(4)</sup> | 1 1 1 0  | 0 1 1 0  | Write the contents of the accumulator into the previously selected RAM status character 2.  |
| wR3 <sup>(4)</sup> | 1 1 1 0  | 0 1 1 1  | Write the contents of the accumulator into the previously selected RAM status character 3.  |
| SBM                | 1 1 1 0  | 1 0 0 0  | Subtract the previously selected RAM main memory character from accumulator with borrow.  |
| RDM                | 1 1 1 0  | 1 0 0 1  | Read the previously selected RAM main memory character into the accumulator.  |
| RDR                | 1 1 1 0  | 1 0 1 0  | Read the contents of the previously selected ROM input port into the accumulator. (I/O Lines)   |
| ADM                | 1 1 1 0  | 1 0 1 1  | Add the previously selected RAM main memory character to accumulator with carry.  |
| RDφ <sup>(4)</sup> | 1 1 1 0  | 1 1 0 0  | Read the previously selected RAM status character 0 into accumulator.   |
| RD1 <sup>(4)</sup> | 1 1 1 0  | 1 1 0 1  | Read the previously selected RAM status character 1 into accumulator.   |
| RD2 <sup>(4)</sup> | 1 1 1 0  | 1 1 1 0  | Read the previously selected RAM status character 2 into accumulator.   |
| RD3 <sup>(4)</sup> | 1 1 1 0  | 1 1 1 1  | Read the previously selected RAM status character 3 into accumulator.   |

## **ACCUMULATOR GROUP INSTRUCTIONS**

| CLB | 1 1 1 1 | 0 0 0 0 | Clear both. (Accumulator and carry)   |
|-----|---------|---------|---|
| CLC | 1 1 1 1 | 0 0 0 1 | Clear carry.  |
| IAC | 1 1 1 1 | 0 0 1 0 | Increment accumulator.  |
| СМС | 1 1 1 1 | 0 0 1 1 | Complement carry.   |
| СМА | 1 1 1 1 | 0 1 0 0 | Complement accumulator.   |
| RAL | 1 1 1 1 | 0 1 0 1 | Rotate left. (Accumulator and carry)  |
| RAR | 1 1 1 1 | 0 1 1 0 | Rotate right. (Accumulator and carry)   |
| TCC | 1 1 1 1 | 0 1 1 1 | Transmit carry to accumulator and clear carry.  |
| DAC | 1 1 1 1 | 1 0 0 0 | Decrement accumulator.  |
| TCS | 1 1 1 1 | 1 0 0 1 | Transfer carry subtract and clear carry.  |
| STC | 1 1 1 1 | 1 0 1 0 | Set carry.  |
| DAA | 1 1 1 1 | 1 0 1 1 | Decimal adjust accumulator.   |
| KBP | 1 1 1 1 | 1 1 0 0 | Keyboard process. Converts the contents of the accumulator from a<br>one out of four code to a binary code. |
| DCL | 1 1 1 1 | 1 1 0 1 | Designate command line.   |

NOTES: (1) The condition code is assigned as follows:

C<sub>1</sub> = 1 Invert jump condition

 $C_2 = 1$  Jump if accumulator is zero  $C_4 = 1$  Jump if test signal is a 0

C<sub>1</sub> = 0 Not invert jump condition

 $C_3 = 1$  Jump if carry/link is a 1

<sup>(2)</sup>RRR is the address of 1 of 8 index register pairs in the CPU.

<sup>(3)</sup> RRRR is the address of 1 of 16 index registers in the CPU.

<sup>(4)</sup>Each RAM chip has 4 registers, each with twenty 4-bit characters subdivided into 16 main memory characters and 4 status characters. Chip number, RAM register and main memory character are addressed by an SRC instruction. For the selected chip and register, however, status character locations are selected by the instruction code (OPA).

<sup>(5)</sup>Extended Mnemonic

<sup>(6)</sup> The SIM4 Hardware Assembler is currently being modified to accept the WPM instruction associated with the 4008/4009.

## SAMPLE ASSEMBLY with a STEP-by-STEP PROCEDURE

As an example, assume that one wishes to perform a logical "and" function on the data at two 4 bit ROM input ports and display the result at a RAM output port.

The first step of course, is to write the program using the MCS-4 instruction set. The result may be as shown in Figure B-1.

```
FOUR BIT "AND" ROUTINE
START, FIM
                      LOAD ROM PORT Ø ADDRESS
SRC 4P
                      SEND ROM PORT ADDRESS
RDR
                      READ
                          INPUT A
XCH Ø
                       TO REGISTER 0
 INC 8
                      LOAD ROM PORT 1 ADDRESS
 SRC 4P
                      SEND ROM PORT ADDRESS
RDR
                      READ INPUT B
                      B TO REGISTER 1
XCH
 JMS AND
                      EXECUTE "AND"
                     LOAD RESULT C
 XCH
    2
 WMP
                      STORE AT MEMORY PORT 0
 JUN START
                      RESTART
NOP
= 104
                  "AND" SUBROUTINE
AND, CLB
                      CLEAR ACCUMULATOR AND CARRY
XCH 2
                      CLEAR REGISTER 2
LDM
     Δ
                      LOAD LOOP COUNT (LC)
XCH
     0
                     LOAD A, LC TO REGISTER 0
                      ROTATE LEAST SIGNIFICANT BIT TO CARRY
RAR
                      RETURN ROTATED A TO REG Ø, LC TO ACC.
XCH Ø
 JCN CZ ROTRI
                      JUMP TO ROTRI IF CARRY ZERO
XCH 1
                     LOAD B. LC TO ACCUMULATOR
RAR
                      ROTATE LEAST SIGNIFICANT BIT TO CARRY
                      RETURN ROTATED B TO REG-1, LC TO ACC-
XCH 1.
ROTR2, XCH 2
                     LOAD PARTIAL RESULT C. LC TO REGISTER 2
                      ROTATE CARRY INTO PARTIAL RESULT MSB
RAR
                     LOAD LC, RETURN C TO REGISTER 2
XCH 2
DAC
                      DECREMENT THE ACCUMULATOR (LC)
 JCN ANZ AND+3
                     LOOP IF LC NON ZERO
BBL 0
                      RETURN
ROTRI, XCH 1
                     LOAD B. LC TO REGISTER 1
                      ROTATE B
 RAR
                      RETURN ROTATED B TO REG. 1, LC TO ACC.
XCH 1
CLC
                      CLEAR CARRY
 JUN ROTR2
                      RETURN TO LOOP
CZ = 10
ANZ
    = 12
```

Figure 1. Source Listing

Figure B-1 was transcribed from a handwritten copy to a teletype print out and punched paper tape to facilitate loading during actual assembly. To accomplish this, an ASR 33 teletype was used and the following steps were taken:

- 1. The TTY was placed in the "offline" mode.
- 2. The paper tape punch control was placed in an "on" condition.
- 3. Handwritten data was keyed into the teletype keyboard.

Some typographical errors were edited by using the TTY's backspace punch control and rubout character. The rubout is an all "1"s character which effectively deletes any character over which it is superimposed. The procedure is as follows:

- 1. Determine the number of backspaces required to return the punch to the erroneous character.
- 2. Depress the paper tape punch backspace control until the erroneous character is reached.
- 3. Enter a "rubout" from the keyboard. If a new character must be inserted, the previous character and the remaining line or lines must be deleted with rubouts.
- 4. Enter the desired character and remaining lines.

The assembler's editing features may also be used to simplify the task of correcting errors. As an example, assume the 18th instruction of the listing "RAR", were incorrectly entered as "RBR" (it would be unrecognized when assembled). A control-X (control characters are entered by simultaneously depressing the control key and character) could be entered after the error. The assembler would detect this and respond by requesting the line again. The correct line is then entered. The assembler maintains control of the tape reader during these operations but when editing directly from the paper tape it is advisable to manually advance the reader. This may be accomplished by using the reader's manual start/ stop control switch. (Do not attempt to advance the tape directly).

Some comments regarding the format of the listing are present below.

- 1. Each line must be preceded by a carriage return and a linefeed.
- 2. Lines which are entirely comment must begin with any separator other than a space.
- 3. All unlabeled lines must begin with a space.
- 4. All condition mnemonics must be defined by decimal constants. For example, the 20th line of the listing contains a CZ which is later defined as a "10" on line 35.
- 5. The pseudo operator is used to adjust the assembly address. Line 13 consists of a space, equal sign, and the number 104. The assembler will interpret this as a command to define the next line as line 104. The subroutine, "and", will thereby be located, at address 104.
- 6. The pseudo operator is also used in the last two lines of the listing to define constants. If the equal sign is preceded by a label the assembler will assign the subsequent value to the label.
- 7. The dollar sign is an assembly terminator.

Pass 1 of the assembly procedure may now be completed. The corrected paper tape will be read line by line by the assembler. During this operation a name table is generated and a listing (figure B-2). Preceding each line will be an

```
0:/
                      FOUR BIT "AND" ROUTINE
  0:START, FIM 4P 0
                          LOAD ROM PORT Ø ADDRESS
  2: SRC 4P
                          SEND ROM PORT ADDRESS
  3: RDR
                          READ INPUT A
                               REGISTER
     XCH
                          A TO
     INC
         8
                          LOAD
                               ROM PORT
                                        1 ADDRESS
    SRC
         4P
                          SEND ROM PORT ADDRESS
  62
                          READ INPUT B
  7: RDR
                          B TO REGISTER
  8: XCH
                          EXECUTE "AND"
    JMS AND
    XCH 2
                          LOAD RESULT C
                          STORE AT MEMORY PORT 0
 12: WMP
    JUN START
 13:
                          RESTART
 15: NOP
 16:
     = 104
104:/
                      "AND" SUBROUTINE
104: AND, CLB
                          CLEAR ACCUMULATOR AND CARRY
105: XCH 2
                          CLEAR REGISTER 2
                          LOAD LOOP COUNT (LC)
106: LDM 4
107: XCH 0
                          LOAD A, LC TO REGISTER Ø
                          ROTATE LEAST SIGNIFICANT BIT TO CARRY
108: RAR
109: XCH 0
                          RETURN ROTATED A TO REG 0, LC TO ACC.
110: JCN CZ ROTRI
                          JUMP TO ROTRI IF CARRY ZERO
112: XCH 1
                          LOAD B. LC TO ACCUMULATOR
                          ROTATE LEAST SIGNIFICANT BIT TO CARRY
113:
    RAR
                          RETURN ROTATED B TO REG-1, LC TO ACC-
114: XCH 1
115: ROTR2, XCH 2
                          LOAD PARTIAL RESULT C. LC TO REGISTER 2
     RAR
                          ROTATE CARRY INTO PARTIAL RESULT MSB
     XCH 2
117:
                          LOAD LC, RETURN C TO REGISTER 2
118: DAC
                          DECREMENT THE ACCUMULATOR (LC)
119: JCN ANZ AND+3
                          LOOP IF LC NON ZERO
121; BBL 0
                          RETURN
122:ROTR1, XCH 1
                          LOAD B. LC TO REGISTER 1
123: RAR
                          ROTATE B
124: XCH 1
                          RETURN ROTATED B TO REG. 1, LC TO ACC.
125: CLC
                          CLEAR CARRY
126: JUN ROTR2
                          RETURN TO LOOP
128:CZ
       = 10
128:ANZ
       = 12
128:$
```

Figure 2. Pass 1 Listing

address and a colon printed by the assembler. The line itself is read by the assembler and echoed back to the printer. The listing thereby acts as a rough check on the serial link between the TTY and SIM4 hardware. The procedure is as follows:

- 1. Assemble the appropriate hardware consting of the following
  - a. SIM4-01 or SIM4-02 board with a minimum of 3 RAMs (Intel 4002), and the 4 assembler ROMs A0740, A0741, A0742 and A0743.
  - b. An ASR 33 (with reader, punch, and ASCII keyboard) teletype wired with a reader on/off control relay and serial data link described in the MCS-4 Users Manual.
  - c. SIM4 Power Supplies. Ref. MCS-4 Users Manual.
  - d. Customer supplied interconnect wiring. Ref. MCS-4 Users Manual.
- 2. Connect the hardware as shown in block diagram of figure 1.1.
- 3. Place the TTY punch in an "off" mode.
- 4. Place the TTY reader in a "free" or "off" condition and position the tape on the leader.
- 5. Reset the SIM4 board. A customer-supplied reset switch is assumed.
- 6. Start the TTY reader.
- 7. If an error occurs (flagged by a bell and a special character) stop the reader and take corrective action with the keyboard if possible. Tape position must be carefully controlled during editing to avoid further erroneous input.
- 8. The tape will be read until the dollar sign \$ is reached. At this point pass 1 of the assembly is complete and the assembler is awaiting the second entry of the tape for pass 2.
- 9. Turn the punch "on".
- 10. Place the tape reader in the "free" or "off" condition and position the tape on the leader.
- 11. The assembler will punch approximately 12 inches of leader and wait for reader input.
- 12. Place the reader in the "start" mode.

The assembler will read the tape, ignore comments, and output line addresses and "BNPF" formatted instruction codes. With the punch on a programming tape is created and a listing of the tape such as that shown in figure B-3 is generated. Any editing performed during pass 1 must be repeated during pass 2.

```
0:BPPNPNPPPF BPPPPPPNF
                                     2: BPPNPNPPNF
                                                       3: BNNNPNPNPF
   4: BNPNNPPPPF
                    5:BPNNPNPPPF
                                     6: BPPNPNPPNF
                                                       7: BNNNPNPNPF
   8:BNPNNPPPNF
                    9:BPNPNPPPPF BPNNPNPPPF
                                                11:BNPNNPPNPF
  12:BNNNPPPPNF
                   13:BPNPPPPPF BPPPPPPPF
                                                15: BPPPPPPPPF
                            105:BNPNNPPNPF
                                                               107: BNPNNPPPP
  16: 104: 104: BNNNNPPPPF
                                             106: BNN PN PN PPF
 108:BNNNNPNNPF
                  109:BNPNNPPPPF
                                   110: BPPPNNPNPF BPNNNNPNPF
 112:BNPNNPPPNF
                  113:BNNNNPNNPF
                                   114: BNPNNPPPNF
                                                    115: BNPNNPPNPF
 116:BNNNNPNNPF
                  117: BNPNNPPNPF
                                   118: BNNNNNPPPF
                                                    119: BPPPNNNPPF
BPNNPNPNNF
            121:BNNPPPPPF
                             122: BNPNNPPPNF
                                               123: BNNNNPNNPF
                                   126: BPNPPPPPF BPNNNPPNNF
 124: BNPNNPPPNF
                  125: BNNNNPPPNF
 128: 128: 128:
```

Figure 3. Programming Tape Listing

Completion of pass 2 is signalled by the printing of an "F" and the punching of a 12 inch trailer.

At this point the assembly is complete and PROM or ROM programming may proceed.

## APPENDIX G SIM4 HARDWARE SIMULATOR

## INTRODUCTION

The SI M4-02 Hardware Simulator is a program written for the MCS-4 ™ series Micro Computer System. This program will provide interactive control over the debugging of other MCS-4 ™ programs.

The minimum configuration required is a SIM4-02 prototype card with three 4002 RAMs and a Teletype. When fully stuffed with 16 RAMs, test programs up to 512 bytes (locations) in length may be accommodated. The hardware simulation program itself occupies nine full ROMs.

The Hardware Simulation Program has two basic functions:

- 1. To simulate the execution of a test program, tracing its progress, and apprehending gross errors.
- To allow the user to dynamically interact with and/or modify his test program, in order to facilitate the debugging process.

These two functions are implemented by means of a set of directives or commands which the user types in at the teletype keyboard. Some of the directives call for typeouts by the simulator program, some of the directives signal the input of data or program modifications, and some of the directives involve both typeouts and input response or data.

A directive is identified by a single letter of the alphabet (except the arithmetic conversion directives = and "). If the directive is associated with output only, the typing (or punching) will commence immediately. If input is allowed or required with the directive, the simulation program will enable the paper tape reader control, and wait for valid input data.

## **NUMBER SYSTEMS**

Two number radices are standard with the hardware simulation program: binary and decimal. Index register values, program counter and instruction location values, chip numbers, and some pointers are handled in decimal for convenience. ROM instructions, the accumulator value, and one-bit indicators are handled in binary. Any input number may be entered in either radix by prefixing it with a suitable indentifier ("D" for decimal, "B" for binary), regardless of the expectations of the program. Unless so identified, however, all input should be in the radix used in the corresponding typeout.

To facilitate working with program tapes in the "BNPF" format, the hardware simulation program will accept binary numbers coded either as strings of ones and zeroes, or as strings of "P"s and "N"s, where the letter P is interpreted as a zero, and the letter N is interpreted as a one.

All input numbers are right-justified into the receiving register or field. If the number is smaller than the receiving field, leading zeroes are implied as necessary. If the number is larger than the receiving field, the excess bits are lost from the most-significant end of the number. Thus, if it is attempted to load an index register with the value 20, the result will be 4 in the register. This may be used to advantage in the event of an inadvertant error typein, by typing in as many zeroes as there are bits in the receiving field, then re-typing the number, all as one string of digits. A number typed in may end with a carriage return, a comma, a space, or the letter "F", or in the case of the = directive, with plus or minus sign. Any other characters will give unpredictable results, and should be avoided. Rubouts are the only non "numeric" characters which may be imbedded within the input number strings with no adverse effects. Rubouts are ignored in all cases.

## **DESCRIPTION**

The hardware simulation program allocates a user-selected block of RAM main memory locations to hold the ROM instructions to be simulated, assigning two RAM locations for each simulated ROM location. Thus, to simulate 512 locations of ROM, all 16 RAMs must be used. Any RAM locations not allocated for program storage may be accessed in the normal way by the test program. In addition, the hardware simulation program uses the status characters in twelve consecutive RAM registers (equivalent to three RAM chips) to hold simulation parameters. RAM is assumed to be organized as four consecutive banks (with wraparound) of sixteen registers each, so that if less than 16 RAMs are used, those allocated to program and parameter storage must be in one block of contiguous banks and registers within banks.

The program to be tested may have an address anywhere in the 4096 locations of addressable ROM, since the hardware simulator program adds a bias value to all addresses which reference the simulated ROM. If the program attempts to jump or increment to outside the range of the simulated ROM, an error interrupt occurs.

Another error interrupt occurs in the event of an illegal instruction op code during simulated execution. The op codes which cause this interrupt are: 11111110, 11111111, 11100011, and all instructions with OPR = 0000 except for 00000000 (NOP).

A breakpoint register is associated with the simulated execution mode of operation, allowing the user to pre-set a location which will cause an interrupt before execution. The BREAK key on the teletype may also be used to interrupt execution and some other types of output.

During simulated execution, a count is kept of the number of simulated machine cycles (i.e., sync pulses) used by the test program, to assist in checking out programs with critical timing problems.

## **DIRECTIVES**

## "n Binary conversion

This directive accepts a single (decimal) number, and types out its equivalent in binary. A maximum of 12 bits (numbers to 4095) may be accommodated at once.

## =n Decimal adder

This directive accepts a string of (decimal) numbers separated by plus and minus signs, and types out the algebraic sum, modulo 4096. If the algebraic sum is negative, 4095 is logically added to it to give a positive result. This directive may be used to perform binary to decimal conversion thus: =Bnnnn

## Qr,s,e RAM/ROM chip assignment

This directive must be entered before any other letter directive. If the first character after the Q is a space or comma, the current values are typed out. Then, or immediately after the Q, three parameters separated by commas or spaces are required. If any of the three parameters is omitted, or if a RETURN is typed instead of the first parameter, the current values will be unchanged. r is the (decimal) RAM register number (0-63) which is used as the lowest in the block allocated to ROM. The simulation program has no way of preventing the test program from accessing RAM locations allocated to simulated ROM, so the user must use care in selecting a value for this parameter which will reduce the likelihood of improper access. If r is greater than 63, the previous value is used. s is the starting address of the ROM segment to be simulated. Any attempt to execute an instruction with an address less than this number will result in an out-of-bounds interrupt. e is the (decimal) ending address of the ROM segment to be simulated. Any program access to ROM locations greater than this address will result in an out-of-bounds interrupt. This directive clears the option word to zeroes.

## Z Zero

This directive simulates the hardware reset function, and clears to zero all simulated registers, counters, and all RAMs not allocated to program. The Q directive executes a Z each time the parameters are changed.

## In Input

This directive accepts a sequence of (binary) numbers and stores them in consecutive simulated ROM locations, beginning with location n. Spaces, commas, returns, and linefeeds may occur with any frequency or pattern between the individual numbers. Input is terminated by a free-standing letter F in the sequence. An ASCII SOH (control A) may be used to introduce a (decimal) number which, like n, becomes the new starting address for subsequent instruction bytes. The program counter in the current stack level is altered by this directive.

## Pn,m Punch

This directive will punch out, in "BNPF" format with location numbers, the contents of the simulated ROM beginning at location n (decimal), and ending with location m. The currently selected program counter, and the breakpoint register are altered by this directive. Four inches of leader and trailer are punched on the tape, with an "F" after the last location. If the BREAK key on the teletype is depressed between locations, the typeout will be aborted, with no trailer. Both the breakpoint register and the program counter in the current stack level are altered by this directive.

## Mn,i Memory input

This directive accepts a sequence of (decimal) numbers (0.15) and stores them sequentially in consecutive RAM locations, beginning in register n (decimal, 0-63) and location i (decimal, 0-19). If the starting location is in main memory (i less than 16), only main memory locations are filled. The next number after the one which goes into register r, digit 15, goes into register r + 1, digit 0. If the starting location is a status character (i greater than 15), only status characters are filled. The sequence ends with a carriage return following the terminal delimiter of the last number.

## Dr, n Dump RAM

This directive types out in decimal the contents of each RAM location (both main memory and status) of n registers, beginning with register r. The typeout may be ended prematurely by depressing the BREAK key.

#### A Accumulator

This directive may be used to display and/or alter the contents of the simulated accumulator. A space or comma following the A will display in binary, the contents of the simulated accumulator. This or the A may be followed either by a new value to be entered, or by a carriage return to end the directive.

#### C Carry/Link

This directive may be used to display and/or alter the contents of the simulated Carry/Link bit. The use of this directive is the same as for A.

#### Xn Index

This directive may be used to display and/or alter the contents of any one or pair of the simulated index registers. If a space or comma follows the X, all 16 index registers are displayed (in decimal). Otherwise, if the (decimal) number n is followed by a space, index register n may be displayed and/or altered as in A. If the number n is followed by a comma, slash, or period, index pair number n may be displayed (in decimal) and/or altered as a unit. (Index registers 2n and 2n + 1 are handled together as a single 8-bit number.)

## S Stack pointer

This directive may be used to display and/or alter the contents of the subroutine stack pointer. The current location counter is the one pointed to by this pointer. This pointer is incremented by JMS instructions and decremented by BBL instructions.

#### L Location Counter

This directive may be used to display and/or alter the contents of the current location counter. Note that altering the value of the stack pointer will cause a different register to be current location counter.

## E Examine Everything

This directive combines the display functions of the C, A, S, L, R, and X directives. All four program counters in the stack are displayed. No modification is possible.

## R RAM/ROM selection

This directive may be used to display and/or modify the simulated memory chip/location selection. A space or comma after the R types out an 11-bit binary number, of which the most-significant 3 bits represent the command line selection effected by the last DCL instruction, and the least-significant 8 bits represent the contents of the index pair as last used by an SRC instruction.

#### B Breakpoint

This directive may be used to display and/or modify the contents of the breakpoint register. The simulated execution will always be interrupted before processing the instruction pointed to by the breakpoint. If the breakpoint points to the second byte of a two-byte instruction, no breakpoint action will occur during instruction simulation.

## W When

This directive may be used to display and/or alter the contents of the simulated sync cycle counter. This is a 12-bit (decimal) counter used to tally the number of instruction cycles used during instruction simulation.

#### T Trace

This directive causes the simulation program to begin simulated execution of the test program, beginning at the address in the current location counter. If instruction execution simulation is interrupted by a breakpoint, the keyboard BREAK key, or an illegal instruction, the T directive will cause the program to resume where it left off, just as if the program was never interrupted, except insofar as program parameters or registers were modified while interrupted. The basic format of the trace listing is

## pppp:iiiiiiii c aaaa rr

where **pppp** is the decimal location counter; iiiiiiii is the binary representation of the (first byte of the) instruction being simulated; **c** is the resultant carry/link bit; aaaa is the resultant accumulator value; and **rr** is the resultant (decimal) index or index pair used in the instruction. (value, not index number) Any or all of the last three numbers may be omitted on instructions which do not reference their respective registers.

#### N Non-trace

This directive is identical to the T directive, except that execution proceeds without tracing.

## O Options

This directive may be used to display and/or alter the current option status bits. This is a 4-bit binary number with the following significance:

- 1 Input, Output, and CPU test instructions are executed directly when this bit is on, instead of typing out on the teletype the port number and then typing or accepting the data.
- 10 No interrupt for subroutine stack overflow or underflow will occur when this bit is on.
- 1000 Unconditional jumps and subroutine jumps to ROM page 0 (chip 0) are executed directly instread of interpretively, permitting direct byte I/O during checkout.

## **ERROR MESSAGES**

Most of the errors which can be detected by the simulation program are identified by a single character typeout, followed by ringing the bell once. Six different types of errors are identified this way:

## CODE SIGNIFICANCE

- ? This is not a valid directive. Any printed graphic normally generated by the ASR33, which is not a valid directive, evokes this response. A question mark-bell combination also calls attention to a simulated input request.
- # Break condition recognized. This occurs normally, either when the location counter reaches the value in the break register in execution simulation, or when the BREAK key is depressed in simulation or ROM or RAM dumping.
- > Location counter out of range. This error occurs in simulation or ROM punching, if an attempt is made to access an address out of the range specified in the most recent Q directive.
- Invalid op code. This error occurs and is recognized during execution simulation, after the instruction byte is typed out, but before the location counter is incremented, so that if it occurs under the control of the N directive, the T directive may be entered to examine the error by trying to execute it again.
- % Location counter stack overflow or underflow. This error is unique in that the interruption occurs after the instruction has been executed in simulation. A T or an N directive will resume execution with the next instruction (jumped or returned to).
- Cancel. This is the program response to a Cancel (Control "X" or ESCAPE) typein, during data input. Except for I, M, T, and N directives, it cancels the entire directive. If used in the I or M directives, only the current datum is canceled, and the directive is terminated at that point. Previous values, if any, have already been stored in memory. If used while the simulation program is requesting input data from a simulated ROM port or the simulated CPU Test line, it is equivalent to a break at the beginning of the instruction. In each case the simulation program returns to accept another directive.

## **OPERATING INSTRUCTIONS**

## 1. Assemble Program

First assemble the test program on the Hardware Assembler (A0740 to A0743). *Important:* the Hardware Simulation Program will not accept ROM program tapes created by the FORTRAN assembler, ASM4, as these tapes have bit patterns and addresses together, with no identifier for the addresses. It is not necessary to assemble the program in one contiguous block of ROM locations, since the I directive in the simulation program is able to recognize the address fields (by the Control "A", SOH preceding them), and place the instruction patterns into the proper simulated ROM locations.

## 2. Prepare SIM4-02 Hardware

Remove ROM chips A0740 through A0743 and plug in the Hardware Simulation Program chips, A0750-A0758. Press RESET. The teletype should type out a carriage return-linefeed, and an asterisk to show that the simulation program is ready to accept a directive.

Determine how much simulated ROM is needed to test the program, and which RAMs are least likely to be accessed by the test program, using if necessary the = and "directives. Then type in the Q directive for this program. From now until the testing of this program has been completed and the amended program tape has been punched out, DO NOT touch the RESET button. If the RESET button is pressed, the simulation parameters and any program in the simulated ROM will be destroyed.

#### 3. Load Program

Place the object tape in the teletype reader, and type in I. The simulation program will read both the addresses and the instructions from the tape and store them in the proper locations. Reading will be terminated by any error or by the terminal F punched by the assembler. Note that any instructions or data which fall outside the limits defined in the Q directive will be ignored. Note also that if the Q directive defines the ROM limits to be more than 512 bytes, wraparound overlap is possible. Thus, location 100 would be overwritten by instructions going into location 612. When the program is loaded, a simulated RESET may be effected by the Z directive. If starting at other than location zero, or with registers pre-loaded with data, the appropriate directives may be used to set these up. A breakpoint may be set if desired, and RAM may be loaded up with data if desired. If a subroutine or a part of a subroutine is being tested, the stack may be loaded with a

return address using the L directive. That may then be pushed down with the S directive, so that the starting address may be loaded into the first subroutine level, or the process may be repeated up to three times. If it is desired to force an interrupt at the first occurrence of a JMS instruction, the stack pointer may be set to 3 initially, so that the first JMS instruction causes a stack overflow. If it is desired to achieve more than one breakpoint, illegal instructions may be assembled or inserted into the program at the desired points. When the simulation attempts execution of one of these locations, an interrupt occurs, and the instruction may be replaced, or the program counter incremented around it to proceed.

## 4. Execute Program Simulation

To start the execution simulation, type a T (for Trace mode) or an N (for non-Trace mode). If at any time it is desired to stop execution simulation, whether because of program errors, to examine register contents, or to make corrections, the BREAK key may be depressed, and the simulation will be interrupted at the completion of the current instruction. Execution will resume as if uninterrupted, if the T or N directive is typed in after a break.

## 5. Edit Program

To make corrections to the program, the I directive is used, giving an address, and the value(s) to be entered. The I directive alters the contents of the current location counter. Thus, it should either be noted and restored, or the stack pointer may be incremented first and decremented afterwards — (unless of course, the simulation is interrupted at subroutine nest level 3).

## 6. Punch New "BNPF" Tape

After the program works correctly, an amended ROM tape may be punched in the "BNPF" format using the P directive. Four inches of leader and trailer are punched by this directive. If more is needed, rubouts or nulls (shift-control-P) may be punched while the simulation program is waiting for a directive. This will not in any way interfere with normal operation of the program. The user should remember to turn on the paper tape punch after typing in the second address in the P directive if a tape is to be made. If it is desired only to examine the contents of a simulated ROM location, this is not necessary.

## 7. Simulation of Segmented Programs

If a program is not very large, but is scattered over a wide range of addresses, it may be possible to accommodate the program in segments. Suppose the program occupies the first 32 locations in each of four ROMs. 128 locations must be reserved by the Q directive to hold all of this. Suppose further that the program accesses only bank zero in RAM. The Q directive would be something like this:

Q16, 0, 127

Then the first 32 locations of the program tape are read in using the I directive. The entire tape may be read with no deleterious effects, if that is convenient, or an F may be typed in manually at the end of the first 32 locations' worth of data. Then the Q directive is used again, to re-assign the same locations to the next block of addresses:

Q99, 224, 355

Note that the address limits have been offset by 32, to prevent the obliteration of the first 32 locations. The object tape may be read in again, or at least that part of it which includes the next block of data or instructions. Then the area is reassigned again:

Q99, 448, 575

The process is repeated until the whole program is loaded. To execute, the Q directive for the starting block of code is typed in again. If the segments are placed correctly, each time a jump is made to another segment, an out-of-range interrupt occurs. The Q directive for the segment jumped to is entered, and the program may proceed. This technique may also be used to relocate a program in ROM: for example, the following sequence of commands will effectively move (shift) a program up one position in ROM:

Q0, 0, 255 10 (program) Q0, 1, 256 P1, 256

## **JUMPS TO PAGE 0**

Because of the nuisance of doing serial-to parallel conversion, and properly timing the bit frames in teletype input and output, the simulation program is provided with an option to perform subroutine calls and unconditional jumps to ROM page 0 directly, returning to simulation mode upon return. ROM page 0 contains subroutines to perform teletype reader and keyboard input, 7 bits wide (the parity bit is ignored), teletype output 8 bits wide, binary to decimal conversion and output,

the typing of some specialized sequences of characters, partial decimal to binary conversion on input, and 6-bit teletype character input with control character checking. A test program may use these subroutines to facilitate checkout of complex programs, or the ROM may be included in the final program if teletype interface and the same ancillary routines are needed.

The following is a summary of the subroutines and their calling parameters:

# NAME ADDRESS (X) FUNCTION

KEY 120 (11-15) This routine inputs one 7-bit character from the teletype keyboard, and returns it, left-justified, in index registers 14 and 15. Index registers 12 and 13 are cleared to zero. The least significant bit of register 11 determines whether the character is echoed back (0 = yes, 1 = no). The carry is set if the character typed in is printable.

TTI 117 (11-15) This routine inputs one 7-bit character from the teletype paper tape reader or keyboard (the reader control is enabled), and is otherwise exactly the same as KEY.

TXX 234 (10, 11, 14, 15) This routine examines the carry bit set by KEY or TTI as well as the accumulator value and the character in registers 14 and 15 to determine if one of the following conditions obtains:

- The character is some printable graphic between "Ø" and "←". If so, the character is biased to a sixbit value, centered in the byte. The carry is turned on if it is a letter. A normal return is taken, acc=0.
- The character is a control character between null and ETB (control-Y) or a printable graphic between space and slash. An indirect jump to the address in ROM page 1 contained in index registers 10 and 11 is taken.
- 3. The character is a control between CAN (Control-X) and US (Shift-Control-0). An unconditional jump to location 256 is taken.
- The character is one of those not generated by a KSR33 teletype, or a rubout. A normal return is taken, with the accumulator non-zero.
- T6R 205 (10-15) This routine combines TTI and TXX such that normal return occurs only on characters "0" through "←". Characters in group (4) above are ignored, and the alternate exits are taken for control characters and delimiters. Note that if the address to which the delimiter return is to be made is odd, no echo occurs. On normal return, the character is right-justified in registers 14 and 15, and the carry is set if the character is a letter or higher.
- T6L 220 (10-15) This routine is the same as T6R, except that on normal return the carry is always zero, and the character is left-justified in registers 14 and 15, leaving the lower two bits zero. Both T6R and T6L contain subroutine calls nested three deep, and may only be called from the main program, except during simulation.
- D10 183 (4-7, 10-15) This subroutine multiplies the 12-bit binary number in registers 5-7 times ten, and adds the number in register 15 to the product, then goes to T6R to input another digit. This routine may be called repeatedly to input and convert to binary a decimal number. A terminal delimiter takes the alternate exit in registers 10 and 11. Register 4 is used for scratch.
- Z47 6 (4-7) This routine clears registers 4 through 7 to binary zero in preparation for D10.
- PUN 80 (11-15) This routine prints or punches the character in registers 14 and 15 out on the teletype. Registers 11 through 15 are cleared to zero on return.
- IPR 70 (11-15) This routine does the same as PUN, except that if register 11 is initially even (echo mode on input), a 15 ms delay occurs to allow the teletype printer to settle.
- RETN 107 (11-15) This routine types out a carriage return, a null, and a linefeed. It may only be called from the main routine.
- MSG 66 (11-15) This routine types out the character in registers 14 and 15, then follows it with a bell.
- SPACE 63 (11-15) This routine types one space.
- DIGIT 53 (10-15) This routine types an ASCII digit corresponding to the BCD number in the accumulator. If it is zero, and the register 10 contains 15, a space is typed instead. Unless a space is typed, register 10 is incremented.
- PDN 40 (4-7, 10-15) This routine will print, with zero suppression, the four-digit decimal number in registers 4 through 7.
- BCD 11 (1-7, 10-15) This routine converts the 12-bit binary number in registers 1-3 into decimal, and prints the four digits with zero suppression.

# **RAM USAGE**

The simulation program, to facilitate full usage of the RAM, has organized it into a nominal block of 64 registers, each containing 16 main memory locations and four status locations. Directives which reference RAM as such (i.e., Q, M, and D), always address it by a register number, and sometimes by a character position within the register. The following chart illustrates this addressing scheme:

|                    | REGISTER<br>(selected by<br>even index |              |  |   |  | DI          | GIT ( | selec1 | ted b | y odd | inde | x in S | RC ir    | nstr.)   |    |    |    |  |       |     |    |
|--------------------|--|--------------|--|---|--|-------------|-------|--------|-------|-------|------|--------|----------|--|----|----|----|--|-------|-----|----|
|                    | in SRC instr.)                         | ,            |  |   |  |             |       |        |       |       |      |        |          |  |    |    |    |  | (Stat | us] |    |
|                    |  | 0            | 1  | 2 | 3  | 4           | 5     | 6      | 7     | 8     | 9    | 10     | 11       | 12   | 13 | 14 | 15 | 16   | 17    | 18  | 19 |
| Bank 0             | 0                                      |              |  |   |  |             |       |        |       |       |      |        |          |  |    |    |    |  |       |     | l  |
| RAM 0              | 1                                      |              |  |   |  |             |       |        |       |       |      |        |          |  |    |    |    |  |       |     |    |
| (Port 0)           | 2                                      |              |  |   |  |             |       |        |       |       |      |        |          |  |    |    |    |  |       |     | ļ  |
|                    | 3                                      |              |  |   |  |             |       |        |       |       |      |        |          |  |    |    |    |  |       |     |    |
|                    | 4                                      |              |  |   |  |             |       |        |       |       |      |        |          |  |    |    |    |  |       |     |    |
| Bank 0             | 5                                      |              |  |   |  |             |       |        |       |       |      |        |          |  |    |    |    |  |       |     | ĺ  |
| RAM 1              | 6                                      |              |  |   |  |             |       |        |       |       |      |        |          |  |    |    |    |  |       |     |    |
|                    | 7                                      |              |  |   |  |             |       |        |       |       |      |        |          |  |    |    |    |  |       |     |    |
|                    | 8                                      | <del> </del> |  |   |  |             |       |        |       |       |      |        |          |  |    |    |    |  |       |     |    |
|                    | 9                                      |              |  |   |  |             |       |        |       |       |      |        |          |  |    |    |    |  |       |     | 1  |
|                    | •                                      |              |  |   |  |             |       |        |       |       |      |        |          |  |    |    |    |  |       |     |    |
|                    | •                                      |              |  |   |  |             |       |        |       |       |      |        |          |  |    |    |    |  |       |     |    |
|                    |  |              |  |   |  |             |       |        |       |       |      |        |          |  |    |    |    |  |       |     |    |
|                    | 16                                     | <del> </del> | -  |   | <u> </u>                                       |             |       |        |       |       |      |        | ├        |  |    |    |    |  |       |     |    |
|                    | 16                                     |              |  |   |  |             |       |        |       |       |      |        |          |  |    |    |    |  |       |     |    |
| Bank 1<br>RAM 0    | 17                                     |              |  |   |  |             |       |        |       |       |      |        |          |  |    |    |    |  |       |     |    |
| (Port 4)           | 18                                     |              |  |   | ĺ  |             |       |        |       |       |      |        | ŀ        |  |    |    |    |  |       |     |    |
|                    | 19                                     | <u> </u>     | <u> </u>                                       |   | <u> </u>                                       | <del></del> |       |        |       |       |      |        |          |  |    |    |    |  |       |     | •  |
|                    | 20                                     |              |  |   |  |             |       |        |       |       |      |        |          |  |    |    |    |  |       |     |    |
|                    | •                                      |              |  |   |  |             |       |        |       | -     |      |        |          | -  |    |    |    |  |       |     |    |
|                    | •                                      |              |  |   |  |             |       |        |       |       |      |        |          |  |    |    |    |  |       |     |    |
|                    | •                                      |              |  |   |  |             |       |        |       |       |      |        |          |  |    |    |    |  |       |     |    |
|                    | 44                                     |              |  |   |  |             |       |        |       |       |      |        |          |  |    |    |    |  |       |     |    |
| Bank 2             | 45                                     |              |  |   |  |             |       |        |       |       |      |        |          |  |    |    |    |  |       |     |    |
| RAM 3              | 46                                     |              |  |   |  |             |       |        |       |       |      |        |          |  |    |    |    |  |       |     |    |
| (Port 11)          | 47                                     |              |  |   | ĺ  |             |       |        |       |       |      |        |          |  |    |    |    |  |       |     | 1  |
|                    | 48                                     | <u> </u>     | <u>                                       </u> |   | <u>                                       </u> |             |       |        |       |       |      |        | <u> </u> | <u>                                       </u> |    |    | ,  | <u>                                     </u> |       |     |    |
|                    | 49                                     |              |  |   |  |             | ·     |        |       |       |      | l      |          |  |    |    |    |  |       |     |    |
| Bank 4<br>RAM 0    | 50                                     |              |  |   |  |             |       |        |       |       |      |        |          |  |    |    |    |  |       |     |    |
| (Port 12)          | 51                                     |              |  |   |  |             |       |        |       |       |      |        |          |  |    |    |    |  |       |     | ]  |
|                    |  | 1            | <u> </u>                                       |   | <u> </u>                                       |             |       |        |       |       |      |        |          |  |    |    |    |  |       |     |    |
|                    | 52                                     |              |  |   |  |             |       |        | •     |       |      |        |          |  |    |    |    |  |       |     |    |
|                    | •                                      |              |  |   |  |             |       |        |       |       |      |        |          |  |    |    |    |  |       |     |    |
|                    |  |              |  |   |  |             |       |        |       |       |      |        |          |  |    |    |    |  |       |     |    |
|                    | • .                                    | <u> </u>     |  |   |  |             |       |        |       |       |      |        | <u> </u> |  |    |    |    |  |       |     |    |
|                    | 60                                     |              |  |   |  |             |       |        |       |       |      |        | -        |  |    |    |    |  |       |     |    |
| Bank 4             | 61                                     |              |  |   |  |             |       |        |       |       |      |        |          |  |    |    |    |  |       |     |    |
| RAM 3<br>(Port 15) | 62                                     |              |  |   |  |             |       |        |       |       |      |        |          |  |    |    |    |  |       |     |    |
| ,, 0, 1, 10,       | 63                                     |              |  |   |  |             |       |        |       |       |      | Ì      |          |  |    |    |    |  |       |     |    |

The bank number in the chart above is the value of the accumulator during a DCL instruction, needed to address that bank of RAMs. The port number given corresponds to the number typed out during simulation of the WMP instruction. Register positions 16-19 (i.e., the status locations) are normally addressed in the program by the RDO/WRO, RD1/WR1, etc., instructions, respectively.

The Q directive is used to define and set aside some part of RAM for use by the simulation program as simulated ROM and other registers and parameters. Whole RAM registers are taken by the Q directive, beginning with the register identified in the first parameter. The status locations from exactly 12 registers are used by the simulator. The number of main memory locations used is determined by the difference between the second and third parameters of the Q directive. Where  $\mathbf{s}$  and  $\mathbf{e}$  represent the values in the second and third parameters of the Q directive, the number of registers used is determined by the formula:  $\mathbf{n} = (\mathbf{s} + \mathbf{e})/8 + 1$ 

This value may be more or less than 12, the number of registers whose status locations are used, with no ill effects.

RAM main memory locations reserved by the  $\Omega$  directive are used solely for program storage. The instruction with an address equal to the second parameter of the  $\Omega$  instruction is loaded into digits 0 and 1 of the register designated by the first parameter of the  $\Omega$  directive; subsequent instructions are loaded into the following digit pairs, according to the addresses.

The RAM status locations reserved by the simulation program are allocated to the following functions:

| Relative |        | _                                   |
|----------|--------|-------------------------------------|
| REGISTER | LOC'N. | FUNCTIONS                           |
| r + 0    | 0      | Simulated Accumulator               |
| 0        | 1-3    | Low ROM address limit               |
| 1 .      | 0      | Option word                         |
| 1        | 1-3    | High ROM address limit              |
| 2 •      | 0      | Execution parameters                |
| 2        | 1-3    | Breakpoint address                  |
| 3        | 0      | Simulated Carry                     |
| 3        | 1-3    | Simulation Cycle counter            |
| 4        | 0      | Simulated Stack pointer             |
| 4-7      | 1-3 ^  | Simulated Stack                     |
| 5        | 0      | Simulated Command line selection    |
| 6,7      | 0      | Simulated ROM or RAM chip selection |
| 8-11     | 0-3    | Simulated index registers           |

# **EXAMPLES**

Figures 1, 2, and 3 are annotated listings generated during actual simulation. Figure 1 is a simulation of the "AND" program described in figures 4 and 5. Figures 2 and 3 represent the simulator's response to various directives entered via a TTY keyboard.




Figure 1. Trace and Nontrace Modes.




Figure 2. Memory Dump/Input.




Figure 3. Miscellaneous Directives.

```
FOUR BIT "AND" ROUTINE
  0:/
                       / LOAD ROM PORT Ø ADDRESS
  0:START, FIM 4P 0
                          SEND ROM PORT ADDRESS
  2: SRC 4P
  3: RDR
                          READ INPUT A
  4: XCH 0
                          A TO REGISTER Ø
  5: INC 8
                          LOAD ROM PORT 1 ADDRESS
  6: SRC 4P
                          SEND ROM PORT ADDRESS
  7: RDR
                          READ INPUT B
                         B TO REGISTER 1
EXECUTE "AND"
  8: XCH 1
  9: JMS AND
                          LOAD RESULT C
 11: XCH 2
                         STORE AT MEMORY PORT 0
 12: WMP
                       / RESTART
 13: JUN START
 15: NOP
 16: =104
                      "AND" SUBROUTINE
104:/
104: AND, CLB
                       / CLEAR ACCUMULATOR AND CARRY
105: XCH 2
                         CLEAR REGISTER 2
106: LDM 4
                       / LOAD LOOP COUNT (LC)
107: XCH 0
                       / LOAD A, LC TO REGISTER Ø
108: RAR
                       / ROTATE LEAST SIGNIFICANT BIT TO CARRY
                         RETURN ROTATED A TO REG Ø, LC TO ACC.
109: XCH 0
                       / JUMP TO ROTR1 IF CARRY ZERO
/ LOAD B, LC TO ACCUMULATOR
/ ROTATE LEAST SIGNIFICANT BIT TO CARRY
110: JCN CZ ROTR1
112: XCH 1
113: RAR
                         RETURN ROTATED B TO REG. 1. LC TO ACC.
114: XCH 1
115:ROTR2, XCH 2
                       / LOAD PARTIAL RESULT C. LC TO REGISTER 2
                         ROTATE CARRY INTO PARTIAL RESULT MSB
116: RAR
                       / LOAD LC. RETURN C TO REGISTER 2
117: XCH 2
118: DAC
                       / DECREMENT THE ACCUMULATOR (LC)
119: JCN ANZ AND+3
                       / LOOP IF LC NON ZERO
121: BBL 0
                         RETURN
122: ROTR1 XCH 1
                          LOAD B. LC TO REGISTER 1
                          ROTATE B
123: RAR
124: XCH 1
                          RETURN ROTATED B TO REG. 1, LC TO ACC.
125: CLC
126: JUN ROTR2
                          CLEAR CARRY
                       / RETURN TO LOOP
128:CZ = 10
128:ANZ =12
128:$
```

Figure 4. Pass 1 Listing.

```
0:BPPNPNPPPF BPPPPPPNF
                                   2: BPPNPNPPNF
                                                   3: BNNNPNPNPF
                                  6: BPPNPNPPNF
   4: BNPNNPPPPF 5: BPNNPNPPPF
                                                   7: BNNNPNPNPF
                  9:BPNPNPPPPF BPNNPNPPPF 11:BNPNNPPNPF
   8:BNPNNPPPNF
  12:BNNNPPPPNF
                 13:BPNPPPPPPF BPPPPPPPF
                                             15: BPPPPPPPPF
                                                           107: BNPNNPPPP
  16: 104: 104: BNNNNPPPPF 105: BNPNNPPNPF 106: BNNPNPNPPF
 108:BNNNNPNNPF 109:BNPNNPPPF 110:BPPPNNPNPF BPNNNPNPF
 112:BNPNNPPPNF
                                114: BNPNNPPPNF
                113: BNNNNPNNPF
                                                115:BNPNNPPNPF
 116: BNNNNPNNPF
                117: BNPNNPPNPF
                                118:BNNNNPPPF
                                                 119:BPPPNNNPPF
BPNNPNNF 121:BNNPPPPPF 122:BNPNNPPPNF 123:BNNNNPNNPF
                125:BNNNNPPPNF 126:BPNPPPPPF BPNNNPPNNF
 124: BNPNNPPPNF
128: 128: 128:
```

Figure 5. Programming Tape Listing.

# APPENDIX H MCS-4 T.M. ASSEMBLER/SIMULATOR SOFTWARE PACKAGE

This appendix describes the use and operation of the assembler and simulator software package for the MCS-4 micro computer set.

This assembler-simulator package is offered through Tymshare, Inc.,
G.E. Timeshare, and AL/COM, nationwide computer timesharing services.

The software package allows the user to: (1) prepare and edit his program; (2) assemble these programs into MCS-4 compatible binary code; (3) simulate the MCS-4 system's execution of this code; and (4) generate tapes in a format suitable for programming 1602A or 1702A field programmable and erasable read-only memories. The output tapes so generated can also be delivered to Intel for preparation of masks for the 4001 mask-programmed read-only memory.

The assembler performs a number of error diagnostics, checking for code overlapping, invalid mnemonics, illegal off-page references and several other common errors.

The simulator allows one to operate in a trace mode or to introduce a break point in a program and to interrogate the contents of registers when the program arrives at the break point.

# The MCS-4 Assembly Language

Table 1 lists the instructions associated with the MCS-4 computer set. Listed for each instruction is the standard mnemonic code used to describe that instruction to the assembler and its binary equivalent. The number of bytes (one or two) occupied by the instruction and the types of modifiers which must accompany the instruction are also indicated in Table 1. The types of modifiers required may be none, as in the case of NOP, CLB, CLC, etc.; a register designator indicating one of the sixteen registers on the central processor chip as in the case of Add, Load, Exchange, etc.; a 4-bit data item as in the case of the BBL or LDM instruction, an 8-bit data item as in the case of the FIM instruction; a register pair designator as in the case of the SRC or JIN instruction; an 8-bit address as in the case of the ISZ, or a 12-bit address as in the case of the JUN instruction. In general, such addresses will be expressed symbolically by use of labels.

The JCN, FIM and ISZ instructions require two modifiers. The JCN must include a condition code in addition to the address code. The ISZ instruction must include a single register designator as well as address code, while the FIM requires a register pair designation and an 8-bit data item. In each case, the modifiers must occur in the sequence shown with address or data items following condition codes, register or register pair designations.

For use by the assembler, numeric data may be entered in binary, decimal or octal format. See below under "Pseudo Operators".

TABLE 1.

|                            |            |                   |            | •                   |
|----------------------------|------------|-------------------|------------|---------------------|
| INSTRUCTION                | MNEMONIC   | BINARY E          | QUIVALENT  | MODIFIERS           |
|                            |            | 1st byte          | 2nd byte   |                     |
|                            |            |                   |            |                     |
| No Operation               | NOP        | <b>ØØØØØØØ</b>    | -          | none                |
| Jump Conditional           | JCN        | ØØØ1CCCC          | AAAAAAA    | condition, address  |
| Fetch Immediate            | FIM        | ØØ1ØRRRØ          | DDDDDDDD   | register pair, data |
| Send Register Control      | SRC        | ØØ1ØRRR1          | -          | register pair       |
| Fetch Indirect             | FIN        | ØØ11RRRØ          | -          | register pair       |
| Jump Indirect              | JIN        | ØØ11RRR1          | _          | register pair       |
| Jump Unconditional         | JUN        | Ø1ØØAAAA          | AAAAAAA    | address             |
| Jump to Subroutine         | JMS        | Ø1Ø1AAAA          | AAAAAAA    | address             |
| Increment                  | INC        | Ø11ØRRRR          | -          | register            |
| Increment and Skip         | ISZ        | Ø111RRRR          | AAAAAAA    | register, address   |
| Add                        | ADD        | 1ØØØRRRR          | _          | register            |
| Subtract                   | SUB        | 1ØØ1RRRR          |            | register            |
| Load                       | LD         | 1Ø1ØRRRR          | _          | register            |
| Exchange                   | XCH        | 1Ø11RRRR          | · ·        | register            |
| Branch Back and Load       | BBL        | 11ØØDDDD          | _          | data                |
| Load Immediate             | LDM        | 11Ø1DDDD          | _          | data                |
| Write Main Memory          | WRM        | 11100000          | _          | none                |
| WRite RAM Port             | WMP        | 11100001          | _ * .      | none                |
| Write ROM Port             | WRR        | 11100010          | <b>_</b> . | none                |
| Write Status Char Ø        | WRØ        | 11100100          | _          | none                |
| Write Status Char 1        | WR1        | 11100101          |            | none                |
| Write Status Char 2        | WR2        | 11100110          | _          | none                |
| Write Status Char 3        | WR3        | 11100111          | •          | none                |
| Subtract Main Memory       | SBM        | 11101000          |            | none                |
| Read Main Memory           | RDM        | 11101001          | _          | none                |
| Read ROM Port              | RDR        | 11 <b>1</b> Ø1Ø1Ø | _          | none                |
| Add Main Memory            | ADM        | 11101011          | _          | none                |
| Read Status Char Ø         | RDØ        | 11101100          | -          | none                |
| Read Status Char 1         | RD1        | 11101101          | _          | none                |
| Read Status Char 2         | RD2        | 11101110          | _          | none                |
| Read Status Char 3         | RD3        | 11101111          |            | none                |
| Clear Both                 | CLB        | 11110000          | _          | none                |
| Clear Carry                | CLC        | 11110000          | <u>.</u>   | none                |
| Increment Accumulator      | IAC        | 11110010          | _          | none                |
| Complement Carry           | CMC        | 11110010          |            | none                |
| Complement                 | CMA        | 11110011          |            | none                |
| Rotate Left                | RAL        | 11110100          |            |                     |
| Rotate Right               |            | 11110101          | _          | none                |
| <u> </u>                   | RAR<br>TCC | 11110110          |            | none                |
| Transfer Carry and Clear   |            | 111110111         |            | none                |
| Decrement Accumulator      | DAC        |                   | -          | none                |
| Transfer Carry Subtract    | TCS        | 11111001          |            | none                |
| Set Carry                  | STC        | 11111010          |            | none                |
| Decimal Adjust Accumulator | DAA        | 111111011         | _          | none                |
| Keyboard Process           | KBP        | 11111100          |            | none                |
| Designate Command Line     | DCL        | 111111Ø1          | ten        | none                |

NOTE: The MCS-4 Assembler is currently being modified to accept the WPM instruction associated with the 4008/4009.

A register pair may be designated by including the numeric value corresponding to the even numbered register of the pair, by a P followed immediately by the number (# through 7) of the register pair in decimals, or by a P followed immediately by a 3-bit binary code. Examples of acceptable forms are: ##, 2, P##, P1, P7. A register may be designated by including the register number or by the form R# through R15.

A condition code may be satisfied by the inclusion of a numeric value corresponding to the desired condition code, or by using one of the condition codes shown in Table 2. Note that Table 2 does not include all possible condition codes for the JCN instruction.

A label is a tag attached to a particular line of code. The label will take on value corresponding to the address assigned to that line of code by the assembler. To associate a tag with a line of code, the tag or label is made the first item of the line and is followed by a comma. Figure 1 below shows examples of labelled and unlabelled instructions. Addresses, as used with the JUN, ISZ or JCN instructions and data, as used with the FIM instruction, can refer to these labels. Labels attached to double word instructions always refer to the address of the first word.

Acceptable forms for use as addresses in this assembler are a numeric value, a label, or a label plus or minus a numeric value. However, when the form label plus or minus a numeric value is used, the numeric value corresponds to the number of bytes displaced from the label, not the number of instructions. Thus, one must remember which instructions occupy one byte and which occupy two bytes when using this displaced form. The form \* plus or minus a numeric value refers to a displacement equal to the numeric value from the current address.

For more detailed descriptions of the functions of each of the instructions of the MCS-4 instruction set, the user is referred to the MCS-4 Micro Computer Set User's Manual.

# Pseudo Operators

A number of pseudo operations are available in the MCS-4 assembler system. For example, the number system used with the MCS-4 assembler is initially decimal. However, the user may change the number system to be used by inserting one of the three pseudo operators: .B for binary, .O (letter O) for octal, .D for decimal. For example, the pseudo operator, .B, will signal the assembler to interpret any number (not otherwise indicated as being in another number system) as a binary number.

At any point in the program, the current number system can be overridden by following the typed number with the letter B, D,

TABLE 2

# Condition Codes for JCN Instruction

| Condition (Jump If:)     | Mnemonic* | Binary Equivalent |
|--------------------------|-----------|-------------------|
| no condition             | NC        | 0000              |
| test equals <b>z</b> ero | TZ, TØ    | 0001              |
| test equals one          | TN, Tl    | 1001              |
| carry equals one         | CN, Cl    | 0010              |
| carry equals zero        | CZ, CØ    | 1010              |
| accumulator equals zero  | AZ, AØ    | 0100              |
| accumulator non zero     | AZ, NZA   | 1100              |

<sup>\*</sup>When more than one mnemonic is shown, any one of the forms is acceptable.

- a.) Ll, CLB DCL
- JCN TZ \*
- TAG, JMS L1+1

# Figure 1., Examples of labelled and unlabelled lines

- a.) Ll is a label, but the second line is unlabelled.
- b.) The line is unlabelled, but the \* implies that the jump occurs back to this instruction as long as the CPU test line is at a logic zero.
- c.) TAG is a label, and the Jump to subroutine will enter the routine at Ll+l (ie., the DCL instruction of Figure la.)

or O in the position immediately following the last digit of the number. This input will not alter the number system used for numbers not so labelled.

Numbers designating register pairs or registers of the form RO-R15 P $\emptyset\emptyset\emptyset$ -Plll, P $\emptyset$ -P7 are not subject to this number system input convention.

If the assembler comes across a number which will not fit within the number system chosen, it will indicate an error.

To set the starting address for a group of instructions, the group may be preceded by a define origin pseudo operator. This pseudo operator takes the form of an asterisk (\*) followed by the numeric value of the desired address. This numeric value follows the number sytem conventions described above.

Figure 2 shows how number systems, pseudo-operators, and comments are used with the assembler.

Any statements following a slash (/) are interpreted as comments They do not alter or affect the other instructions in the system. A comment line may stand alone or a comment may be appended at the end of a line.

No end statement is necessary. The end of the file signifies the end of the program.

.D

\*1024

/DECIMAL 1024

STRT,

LDM 1101B

/BINARY 1101 = DECIMAL 13

FIM P1ØØ 100

/REGISTERS 8,9 DATA=100 DECIMAL

THE NEXT PSEUDO OPERATOR CHANGES THE NUMBER SYSTEM

/TO BINARY

.В

LD 1100

/REGISTER 12

XCH 4D

/REGISTER 4

Figure 2. Example of Pseudo Operators and Comments

# Running the Assembly

Once the source file with the MCS-4 assembly language code has been prepared, it may be assembled into MCS-4 binary code by running the assembler. To perform this operation, the user should make sure he is in PDP-10 monitor mode. He then types RUN (\*) ASF4 2. The system will then indicate that the assembler program is being loaded. Once execution of the assembly begins, the program will type the following:

SOURCE NAME FILE =

The user should then type the name of the file containing his symbolic code followed by a carriage return. As all valid names are of the form: name.DAT, only the portion left of the period is typed. The assembler will then request whether or not the user desires a listing of his program as it is assembled by typing the statement: LIST?(Y,N): If you wish to have a listing generated, type Y. If the user desires to have a listing generated, the assembler program will then request which output device, the disk, teletype or line printer, the output is to be generated on. The user should then type the three letter code corresponding to the desired output device (DSK, TTY, LPT) followed by a carriage return.

If the disk has been chosen as the output device, the program will then request a name for the output file. The system will also request which number system is to be used for the address and data portion of the output assembly. Binary, octal or decimal may be chosen by typing B, O, or D respectively. Note that this option has no affect on the number system options within the assembly code.

# Error Messages

If, in the course of an assembly, the error diagnostic routines discover errors within the user's source program; error messages will be typed, followed by the erroneous line of code. The error message will include the line number on which the error occurred and the address where the error occurred. In some cases, the line number or address may be off by one or two positions. After typing the error message and the offending line of code, the program prints a star. After the star appears, the user may type in a corrected line of code if he wishes. This corrected line will be used by the assembler when generating the output listing.

Error messages in most cases appear before the listing is generated.

The most common types of errors are invalid characters within the input record, invalid mnemonics or modifiers (such as pair designators, condition codes, etc.), the use of incorrect or undefined labels or illegal off-page references, or the use of numbers which are invalid in the number system chosen.

Once the assembler has completed its assembly and generated a listing, the assembler will type a message requesting whether or not a symbol or label table is required. The user should

type a Y or an N immediately following the message and then the carriage return. If a symbol table has been chosen, it will be output on the user teletype. The numeric value assigned to each label is also output with the symbol table. The number system to be used for this numeric output is requested prior to typing the symbol table.

After the symbol table has been typed, the assembler will type the message: 1601 OUTPUT? Y,N: This message requests whether the user wishes to generate tapes of a form compatible with programming 1601, 1602, 1701 or 1702 field programmable and field erasable read-only memories. If the user wishes to generate such tapes at this time, he types Y. The program will then request what output device he wishes the tapes to be generated on. The choices are: the paper tape punch located at the computer center, the user's teletypewriter, or the disk. If the disk is selected, the program will request an output file name.

Following the request for an output file name, if any, the program will type: PAGE NO., T OR C =. The user may then type the number of the page (ROM chip) for which he wishes to generate the programming tape. Page 0 corresponds to addresses  $\emptyset$  through 255, page 1 to addresses 256 through 511, etc., so the user must type a 1 or 2 digit decimal number in the range  $\emptyset$ -15. This must be followed by a comma or a space, followed in turn by the letter T or C, indicating whether the page is to be output in true (1=P,  $\emptyset$ =N) or complemented (1=N,  $\emptyset$ =P) form. For example, tapes for use with the SIM4-01 and SIM4-02 boards should be prepared in complemented form. After each tape has been generated, the program will request another page number. In the case where output is to disk, another file name will be requested prior to the page number.

If no more tapes are desired, typing any character other than a valid page number will cause the program to exit. Upon exiting, the program will print the amount of central processor time and the amount of terminal time used for the assembly.

Figure 3 shows an example of the TTY output for a very small sample program. Only the first 36 words of 1601 tape are shown.

```
SOURCE FILE NAME=TST4
```

LIST? (Y,N):Y

OUTPUT TO? (DSK,TTY,LPT):TTY

NUMBER SYSTEM? (B,O,D):B

ASSEMBLY OF TST4 .DAT ON 17-MAY-72 AT 13:17

.D \*16 CLB 000000010000 11110000 LABA, 000000010001 00101010 FIM P5 89 /NOTE COMMENT Tim - For 01011001 000000010011 00101011 SRC P5 000000010100 11101010 RDR LAB2, 000000010101 00011001 JCN T1 LAB2 00010100 000000010111 01010000 JMS TR3 00011011 JUN LABA 000000011001 01000000 00010000 000000011011 11011000 TR3, LDM 8 000000011100 10001011 ADD 11 000000011101 10110101 XCH 5 000000011110 11000111 BBL 7 SYMBOL TABLE (Y,N)?Y

NUMBER SYSTEM? (B,O,D):D

LAB2 000020 LABA 000016 TR3 000027 1601 OUTPUT? (Y,N):Y

OUTPUT TO? (PTP, TTY, DSK):TTY

PAGE NO., T OR C=0, T

# Figure 3.

# Operation of SIM (MCS-4 Simulator)

The MCS-4 simulator program SIM allows the user to simulate execution of programs which have been assembled by the assembler ASF4. ASF4 generates a file ROMAR.DAT containing a packed image of the read-only memory contents. ROMAR.DAT is read by SIM as an input.

Other files in the same format may be read prior to ROMAR.DAT. Each successive file overlays the data of preceding files, except where zeroes (NOP's) occur in the new file. See below.

To run the simulator, after having assembled a program, type RUN (\*) SIM4  $\hat{\mathbf{u}}$ . After typing a header message, the simulator types:

FOR INSTRUCTION LIST, TYPE Q:

If the user types the letter Q followed by a carriage return, the program responds by typing a list of recognized commands. The simulator indicates it is ready for input commands by typing an asterisk (\*) at the left side of the teletype page.

A command to the simulator consists of a letter or a letter followed by a 1 to 5 digit number. The letter must be the first character typed. Each letter corresponds to a different command. Commands allow setting a starting address or a break point, initializing a trace mode, or interrogating registers. The following commands are recognized by SIM4:

- An Set the program counter of the simulated MCS-4 to n and then return to command mode.
- Bn Set the break point at n and return to command mode.
- Cn Call a subroutine starting at ROM address n. Continue execution until the subroutine exits with a BBL or until the instruction limit counter overflows.
- D Dump read/write memory.
- En Examine RAM word n. (n must be between 0 and 63. Words 0-15 are in bank Ø, words 16-31 are in bank 2, etc.)
  When printed, main character #15 will be printed first, followed by the remaining main characters of the word in descending order. A space follwed by status characters Ø-31 in ascending order is printed after the main characters. Output is in hexadecimal with A-F corresponding to 10-15.
- Fn If n=1, read only memory input port data is read from a file rather than from the teletype. Data in the file must consist of a single numeric value per record, with the numeric value lying between Ø and 15 (decimal). If n≠1, the input port data will be requested from the teletypewriter.
- H Prints a two-line leader record corresponding to the data printed during trace mode or printed upon reaching break points, BBL exits, or overflowing the instruction limit counter.
- In Re-initializes the program counter to 0 and clears read/ write memory. If  $n\neq\emptyset$ , the instruction limit counter is

set to n. If  $n=\emptyset$ , the instruction limit counter is left unchanged. (The initial value for the instruction limit counter is 10,000.)

- Jn Jump to and begin execution at ROM address n. Stop either when the break point is reached or the instruction limit counter overflows.
- Ln Operate trace mode with output to the line printer rather than TTY (not available on time-shared versions).
- Mn Input to RAM word n. (n must be between Ø and 63). The terminal will respond by requesting 20 characters. Exactly 20 must be typed, in the same sequence as used for the "E" command above. However, no space is allowed between main characters and status characters. The inputs allowed are Ø-9, A-F and -. Ø-F correspond to hexadecimal inputs of Ø through 15, while a typed leaves the corresponding character position unchanged.
- On If n=1, a shorter form of input and output will be used for ROM input port requests, etc. If n≠1, the long form will be used.
- R Examine CPU registers.
- S Examine stack and stack pointers.
- Tn Operate trace mode for the next n instructions, starting at the current program counter value. Break points will terminate the sequence, but the instruction limit counter is disabled.
- Un Execute n instructions, then stop and print the status information for the last instruction. Break points will terminate the sequence, but the instruction limit counter is disabled.
- Wn Write into ROM word n. (n must fall between Ø and 4095). The terminal will request a numeric value (in decimal) between Ø and 255 which will be written into the selected ROM word.
- X Exit from the program.

(All commands are followed by a typed carriage return. In each case, n represents a 1-5 digit decimal number.)

For example, to run trace mode for 50 instructions starting at address 100 (decimal), the user may type:

A100Q T50Q

or he might type:

B1002 J02 T502

in each case, waiting for a \* before typing the next command line. In the second case, the instructions between Ø and 100 are executed where, in the first case, they are not.

At a break or in trace mode, the contents of CPU registers are displayed. The following sequence is used for long form output:

Program counter 4 digit decimal Instruction and 3 character symbolic OP code Modifiers 2 characacter modifier 4 character address or data CY FF 1 digit (0,1) Accumulator 2 digit decimal  $(\emptyset-15)$ Registers 16 hexadecimal characters in order RØ to R15 RAM Bank No. l digit decimal RAM Register No. 2 digit decimal

2 digit decimal RAM Main Char. No. Cycle counter 5 digit decimal

Short form output omits the modifier and RAM data.

When an RDR instruction (read ROM port) is executed, the simulator types:

INPUT REQUESTED FROM ROM PORT #N (IN DEC)

The user types a one or two digit decimal value corresponding to the 4 lines of the input port. When short form messages are used, the request message is:

ROMPT INPUT #N?

# Note on use of input files

The simulator program will request an input file name with the message:

INPUT FILE NAME=.

To input the standard data file ROMAR.DAT, merely type a carriage return.

However, it is possible to break a program into segments and load several of the segments into the simulator one at a time. As each segment is assembled, the assembler will produce the assembled code in the file ROMAR.DAT. To save the segment, so that it will not be destroyed by the next assembly, the user must rename the ROMAR.DAT file with some other name with the extension .DAT.

The last segment assembled is left in the ROMAR.DAT file.

When the simulator requests the input file name, each segment can be loaded by typing the file name. For example, a file SEG1.DAT is loaded by typing SEG1 when the file name is requested. After each such named data file is loaded, the program will request another file. The last file, ROMAR.DAT, is loaded by typing just the carriage return.

Each file so loaded overlays all previously loaded data, except where the newly loaded file contains zeroes (NOP's). If any previously non zero locations are changed by the loading of the file, the addresses of the first and last changed locations are typed.

When assembling a program in segments, care must be used to provide sufficient label information for each segment. Because NOP's do not cancel previously loaded data, dummy labels may be used as in the following example:

Suppose a program must call a subroutine LBl at address 1100 decimal, which has been assembled in a previous segment. The proper linkage can be established in the current segment by including the pair of statements:

\*1100D

LB1, NOP

or the pair

\*1100D

LB1, Ø

# APPENDIX I. MCS-4 PROGRAMMING EXAMPLE — CONTROL PROGRAM FOR PROM PROGRAMMING

Intel tapes A0540, A0543 - Listings are provided for reference only and may be used as examples when developing your own programs.

```
0000 00209
0001 00032
                         START, LOM 1 / SUPPRESS TTY
                                                                                                                  00010
0109 00222
0110 00182
0111 00033
                                                                                                                                                         LOM 14
XCH 6
SRC PØ
ROM
XCH 3
INC 1
        0 00 00
00 03 0 00 33
                                       SRC PØ WMP / SEND TO RAM PORT JMS CRLF /POSITION POINTER
                                                                                                                   0112 00233
0113 00179
0004 00225
0005 00080
                          STA1.
                                                                                                                  0114 00097
0115 00033
0116 00233
0117 00020
002 26
0007 00080
                                                                                                                                            BORN.
                                                                                                                                                         SRC PØ
ROM
JCN AZ 882
                                       JMS ST / RECIELVE INPUT DATA
        00240
0009 00038
                                       FIM P3 80
                                                                /1R(6)=5. IR(7)=0. (P)
                                                                                                                  0117 00020
03130
0119 00248
0120 00224
0121 00241
0122 00163
                                                                                                                                                        DAC
WRM
CLC
LO 3
ADD 5
XCH 3
LO 2
ADD 4
XCH 2
JUN BB1
0011 00081
                                       JMS COMPR
        0 00 33
0013 00028
00032
                                       JCN AN LISTN
                                                                                                                  0122 00163
0123 00133
0124 00179
0125 00162
0126 00132
0127 00178
0128 00064
0015 00032
                                      FIM PØ 32
                                                                /IR(0)=2. IR(1)=0
00032
0017 00209
0018 00033
                                       LOM 1
SRC PØ
WR2
0018 00033
0019 00230
0020 00064
00045
0022 00038
                                       JUN STA2
                                                                                                                          00116
                                                                                                                   0130 00036
                                                                                                                                            832.
                                                                                                                                                         FIM P2 130
                          NE XT
                                       FI M P3 83
                                                                                                                                                                                  /1R(4)=6, IR(5)=4
                                                                /IR(6)=5, IR(7)=3, (S)
00083
0024 00081
                                                                                                                   00100
0132 00115
                                                                                                                                                         ISZ 6 BDBN
                                       JMS COMPR
                                                                                                                          00114
        00033
                                                                                                                   0134 00192
                                                                                                                                                         BBI Ø
0026 00020
                                       JCN AZ STA2
        00045
00080
0028
                                       JMS ERROR
                                                                                                                   .
0135 00034
                                                                                                                                            ERROR.
                                                                                                                                                       FIM P1 191
                                                                                                                                                                                  /IR(2)=11, IR(3)=15, (?)
        00135
0030 00064
00005
0032 00038
                                       JUN STA1
                                                                                                                   00191
0137 00080
                                                                                                                                                         JMS PRINT
                                                                                                                   00178
0139 00192
                          LISTN, FIM P3 76
                                                                /IR(6)=4, IR(7)=12, (L)
                                                                                                                                                         BBL @
        00076
0034 20081
00033
                                       JMS COMPR
00028
00022
0038 00220
0039 0010
0036 00028
                                       JCN AN NEXT
                                                                                                                   0140 00032
                                                                                                                                            STORE, FIM PØ 11
                                                                                                                                                                                  /IR(0)=0.IR(1)=11
                                       LDM 12
XCH 15 / [R(15)=15
FIM PØ 32 /[R
                                                                                                                          99911
                                                                                                                   Ø142 ØØØ36
ØØØ53
                                                                                                                                                         FIM P2 53
                                                                                                                                                                                   /IR(4)=3, IR(5)=5
                                                                /IR(Ø) =2. IR(1)=Ø
                                                                                                                   0144 30038
00032
0042 00209
                                                                                                                                                         FIM P3 52
                                                                                                                                                                                   /1F(6) = 3. IR(7) = 4
                                                                                                                  00052
0146 00039
0147 00233
0148 00037
                                       LDM 1
                                                                                                                                            REP1.
                                                                                                                                                         SRC P3
0043 00033
0044 00229
0045 00080
00226
                                      SRC PØ
WR1
JMS CRLF
                                                                                                                                                         ROM
SRC P2
KRM
LO 5
                          STA2,
                                                                                                                  0149 00037
0149 00224
0150 00165
0151 00248
0152 00181
0153 00241
0154 00167
0155 00248
0047 00222

0048 00186

0049 00221

0050 00185
                                      LOM 14
XCH 10
LOM 13
XCH 9
                                                  / ENTER ADDRESS
/ IR(10)=14
                                                                                                                                                        DAC
XCH 5
CLC
LO 7
                          ADRS2.
                                                   / IR(9)=13
0051 00080
00240
0053 00080
                                       JMS ST
                                                                                                                                                        OAC
XCH 7
CLC
ISZ 1 REP1
                                                                                                                  0156 00183
0157 00241
0158 00113
                                       JMS STORE
00140
0055 00121
                                       ISE 9 ADRS1
                                                                                                                          00146
00051
0057 00080
                                                                                                                                                         LC 3
SRC P2
WRM
                                                                                                                   0160 00163
                                       JMS CRUE
                                                                                                                   0161 00037
0162 20224
0059 00122
                                       ISE 10 ADRS2
                                                                                                                                                         PBL Ø
         00249
0061 00080
                                       JMS LF
0063 00080
                                      JMS LF
00230
0065 00081
                                       JMS ADDIN
                                                                                                                               TIMING SUBROUTINES
        00046
0067 00032
00000
0069 00080
                                      FIM PØ Ø
                                                                                                                   /
0164 00032
                                                                                                                                            SBR1,
                                                                                                                                                        FIM PØ Ø
                                                                                                                                                                                  / [R(Ø-1)=Ø
                                                                                                                  00000
0166 00112
00166
                                       JMS OBIN
                                                                /FINAL ADDRESS
                                                                                                                                                         ISZ Ø L1
                                                                                                                                                                                  /547 MEMORY CYCLES
        0 01 05
09105
0971 00163
0972 00230
0973 00162
0974 00231
0975 00033
                                      LD 3
WR2
LO 2
WR3
FIM PØ 3
                                                                                                                   Ø168 ØØ113
                                                                                                                                                         ISZ 1 L1
                                                   / C(0),R(0),CH(2),LORD 4-BITS
                                                                                                                          0 01 66
                                                                                                                   0170 00192
                                                   / C(0),R(0),CH(3),HIORO 4-BITS
                                                                /IR(Ø)=Ø, IR(1)=3
00003
0077 00080
                                                                                                                   0171 00032
                                                                                                                                            SBR2
                                                                                                                                                         FIM PØ 8
                                                                                                                                                                                   / IR(Ø)=Ø, IR(1)=8
                                       JMS DRIN
                                                                /INITIAL ADDRESS
00105
0079 00163
0080 00228
                                                                                                                   07008
0173 00112
                                                                                                                                            L2.
                                                                                                                                                         157 Ø L2
                                                                                                                                                                                  / 275
                                                   / C(0),R(0),CH(0),LORD 4-BITS
                                                                                                                          00173
                                                                                                                   0175 00113
                                                                                                                                                         IS ₹ 1 L2
0081 00162
0082 00229
0083 00036
                                      LO 2
                                      WR1 / C(Ø),R(Ø),CH(1),HIORD 4-BITS
FIM P2 Ø / IR(4-5)=0
                                                                                                                  Ø0173
Ø177 Ø0192
                                                                                                                                                        BBL Ø
                          PRGM1,
        9 99 99
0085 00032
00000
0087 00033
                                      FIM PØ Ø
                                                                / ADDRESS 1701 READ TO WRITE
                                                                                                                               PRINT ROUTINE
                                       SRC PØ
                                                                                                                 0178 00032
00016
0180 00215
0181 00033
0182 00297
0183 00097
0184 00179
0185 00033
0186 00224
0187 00097
0188 70783
                                                                                                                                            PRINT, FIM PØ 16
                                                                                                                                                                                  /IR(0)=1. IR(1)=0
0088 00236
0089 00226
0090 00100
                                       RDØ
                                       WRR
INC 4
                                                                                                                                                        LOM 7
                                                                                                                                                        SRC PØ
WRM
INC 1
XCH 3
SRC PØ
WRM
0091 00237
0092 00037
0093 00226
0094 90032
                                       RO1
                                       SRC P2
                                       FI M PØ 32
                                                                /IR(0)=2. IR(1)=0
90932
9096 90033
9097 90237
                                                                                                                                                       NRM
INC 1
XCH 2
SRC PØ
WRM
                                       SRC PØ
                                       RD1
RAR
0098 00246
                                                                                                                  0189 00033
0190 00224
0191 00040
                                       JCN CN NEXT1
0099
        00018
70103
0101 00065
00073
                                                                                                                                                         Flm P4 16
                                                                                                                                                                                  /IR(8)=1, IR(9)=Ø
                                      JUN REPT
                                                                / CALL FOR INPUT DATA
                                                                                                                  00016
0193 00034
00208
                                                                                                                                                         FIM P1 208
                                                                                                                                                                                  / IR(2)=13, IR(3)=0
0103 00066
                          NEXT1. JUN LISTR
                                                                /CALL LISTING ROUTINE
        00187
                                                                                                                  Ø195
                                                                                                                                                        FIM P2 12
                                                                                                                                                                                  / IR(4)=0, IR(5)=12
/ BCD TO BINARY
0105 00034
                                                                                                                          0 00 36
                                                                                                                                            ST7,
                         CONVERSION ROUTINE
DBIN, FIM P1 0
                                                                                                                         00012
00041
                                                                /IR(2)=0, IR(3)=0
                                                                                                                  0197
                                                                                                                                                         SRC P4
        e aa aa
                                                                                                                  0198 00233
0199 00225
                                                                                                                                                         ROM
WMP
0107 00036
                                       FIM P2 10
                                                                /[R(4)=0, IR(5)=10
                                                                                                                                            ST8.
```

```
0200 00180
0201 00080
                               XCH 4
JMS SBR1
                                         / SAVE C(AC) IN INDEX REG 4
1 / DELAY ROUTINE #1
                                                                                       0289 00241
                                                                                                                      CLC
XCH 7
                                                                                                            COMPR.
                                                                                                                                           /DATA COMPARE ROUTINE
                                                                                       0290 00183
0291 00147
      00164
                                                                                                                       SUB 3
                                                                                                                       JCN AN NEG
02 03 0 00 80
                                                   / DELAY ROUTINE #2
                                                                                        0292 00028
                                                                                                                                           /TEST FOR AC IS NOT 0
                               JMS SBP2
                                                                                              00045
00171
0205 00117
                                                                                       0294 00241
0295 00182
0296 00146
                                                   / NUMBER OF ROTATIONS
                                                                                                                      CLC
                                                                                                                      XCH 6
SUB 2
      00218
0207 00105
                               INC 9 / NUMBER OF DIGITS
                                                                                       0297 00241
0298 00028
                                                                                                                      CLC
JCN AN NEG
0208 00000
0209 00000
                               NOP
                               NOP
                                                                                        00045
0300 00192
0210 00000
                               NOP
                                                                                                                       BBL Ø
0211 00000
0212 00000
                                                                                        0301 00193
                                                                                                            NFG.
                                                                                                                       BBL 1
                               NOP
0213 00114
                               ISZ 2 ST7
                                                   / NUMBER OF 4-BIT WORDS
                                                                                        .
0302 00032
                                                                                                            ADDTN,
                                                                                                                      FIM PØ Ø
                                                                                                                                           /IR(0)=0, IR(1)=0
00195
0215 00209
                                                                                             00000
00036
                               LDM 1
                                                                                        0304
                                                                                                                      FIM P2 48
                                                                                                                                           /IR(4)=3, IR(5)=0
0216 00225
0217 00192
                               BBL Ø
LDM 12
XCH 7
                                                                                              00048
                                                                                        0306 00218
                                                                                                                      LDM 10
                                       / C(AC)=12
/ C(7)=12
/ RESTORE SAVED C(AC)
0218 00220
0219 00183
                    ST9.
                                                                                        0307 00182
                                                                                                                       XCH 6
                                                                                        0308 00241
                                                                                                                       CL C
0220 00180
                               XCH 4
                                                                                        0309 00037
                               ISZ 7 ST12
                                                                                                                       SRC P2
RDM
0221 00119
                     ST12
                                                                                                            AD1.
                                                                                       0310 00233
0311 00033
      0 02 21
00221
0223 00246
0224 00064
                                                                                                                       SRC PØ
                                                                                        0312 00235
                                                                                                                       AD M
DAA
                               JUN STB
                                                                                        0313 00251
      00199
                                                                                        Ø314 ØØ224
                                                                                                                       WR M
                                                                                                                       INC 1
                                                                                        0315 00097
                                                                                       0316 00101
0317 00118
          CR/LF ROUTINE
                                                                                                                       INC 5
ISZ 6 AD1
0226 00034
                     CRLF.
                               FIM P1 141
                                                   /IR(2)=8, IR(3)=13, (CR)
                                                                                              00053
                                                                                        0319 00192
                                                                                                                       BBL @
0228 00080
                               JMS PRINT
                                                                                        0320 00208
                                                                                                            CLRAM,
                                                                                                                       LDM Ø
       00178
                                                                                        0321 00177
0322 00208
                                                   /IR(2)=8, IR(3)=10. (LF)
0230 00034
                     LF.
                               FIM P1 138
                                                                                                                       хсн
                                                                                                            CLEAR.
       00138
                                                                                                                       IDM
                                                                                        0323 00037
0324 00224
0232 00080
                               JMS PRINT
                                                                                                                       WRM
                                                                                        0325 00101
0326 00113
00066
0234 00192
                               BBL Ø
                                                                                                                       ISE 1 CLEAR
                                                                                        0328 00192
                                                                                                                       BBL Ø
  ROUTINES FOR COMPARE PROGRAM
 TELETYPE INPUT HANDLER
0235 00209
                     TTY.
                               LDM 1
FIM PØ 64
                                                                                        0329 00038
                                                                                                            REPT.
                                                                                                                      FIM P3 66
                                                                                                                                           /1R(6)=4, IR(7)=2, (B)
0236 00032
                                                                                        00066
0331 00080
      00064
                                                                                                                       JMS TTY / CALL INPUT ROUTINE
0238 00033
                               SRC PØ,
                                                                                              00235
0239 00225
                                                                                        0333 00081
                                                                                                                       JMS COMPR
                                                                                                                                           /CALL FOR COMPARE ROUTINE
0240 00017
                     ST.
                               JCN TZ ST
                                                    /WAIT FOR START BIT
      22240
                                                                                              00033
                                                                                        0335 00028
                                                                                                                       JCN AN REPT
                                                                                                                                           /TEST FOR NONZERO AC
0242 00032
                               FIM PØ 64
                                                   / SET RAM 1 ADDRESS
00064
0244 00033
                                                                                              00073
                                                                                        0337 00216
                               SRC PØ / SEND RAM ADDRESS
                                                                                                             REPTB,
                                                                                                                       LDM 8
                                                                                                                                            /ACCEPT 8 DATA BITS
0245 302218
                               LDM Ø
                                                                                        0338 00185
                                                                                                                       XCH 9
0246 90225
0247 90080
90171
                                                                                              00080
                                                                                                             DATA1,
                                                                                                                       JMS TTY / LOOK FOR A DATA WORD
                                                                                        0339
                                         / STOP READER
                                                                                              00235
                               JMS SBR2
                                                                                        0341 00038
                                                                                                                       FIM P3 80
                                                                                                                                            /I R( 6) =5, IR (7) = \emptyset, (P)
0249 00032
                               FIM PØ Ø
                                                                                              00080
                                                                                        0343 00081
                                                                                                                       JMS COMPR
      00000
0251 00033
                                                                                              00033
                               SRC PØ
0252 00234
0253 00244
0254 00225
                                                                                        0345 00020
                                                                                                                       JCN AZ CONT
                                                                                                                                           /TEST FOR A MATCH
                               RDR
                               CMA
                                                                                        00111
0347 00038
                                                                                                                       FIM P3 78
                                                                                                                                            /IR(6)=4, IR(7)=14, (N)
                               JMS SBR1
                                                   /TIME OUT START BIT
                                                                                              00078
0255 00080
                                                                                        0349 00081
                                                                                                                       JMS COMPR
00164
0257 00034
                                                                                              00033
                                                    / RESET DATA LOCATION
                               FIM P1 0
                                                                                        0351 00020
                                                                                                                       JCN AZ CONT
                                                                                                                                           / IF AC=0 PRINT
      22000
                                                                                       00111
0353 00038
0259 00216
                               LDM 8
                                                                                                                       FIM P3 66
                                                                                                                                            /IR(6)=4, IR(7)=2, (B)
0260 00180
                               XCH 4
                                                   /5.6 MSEC. DELAY
                                                                                              00066
0261 00080
                    ST1.
                               JMS SBR2
                              CLC / IT TREATS REG. PAIR 1 (2-3)
SRC PØ / AS IF IT WERE 1 8 BIT SHIFT
RDR / REGISTER. TO INPUT DATA
CMA
                                                                                        0355 00081
                                                                                                                       JMS COMPR
      @ 01 71
0263 00241
                                                                                              00033
                                                                                        0357 00020
                                                                                                                       JCN AZ PEPTB
0264 00033
0265 00234
                                                                                              00081
0266 00244
0267 00225
                                                                                        0359 00038
                                                                                                                       FIM P3 127
                                                                                                                                           /!R(6)=7, IR(7)=5, (RØ)
                                WM P
                                                                                              00127
                                        / COMPLEMENT DATA TO TRUE STATE
/ AND LINK INTO REG 2 HIORD WORD
                                                                                        0361
                                                                                             00081
00033
                                                                                                                       JMS COMPR
0268 00246
                               RAR
                               LD 2
RAR
0269 00162
                                                                                        0363 00028
                                                                                                                       JCN AN FORMT
0271 00178
                               XCH 2
                                                                                              00158
0271 00178
0272 00163
0273 00246
0274 00179
0275 00080
                               LD 3
                                                                                        0365
                                         / THEN LINK REG 2 OVERFLOW TO
                                                                                              0 20 65
                                                                                                                       JUN RBOUT
                                         / LORD WORD TO COMPLETE SHIFT
                                                                                                                                           / DATA STORAGE
                               XCH 3 /
                                                                                        0367 00032
                                                                                                            CONT.
                                                                                                                      FIM PØ 16
                                                                                              00016
00033
                                                                                        0369
                                                                                                                      SRC PØ
00164
0277 00116
                                                                                        0370 00163
0371 00245
                               ISZ 4 ST1
                                                   / 8 DATA BITS ACCEPTED?
                                                                                                                       LD 3
      0 00 05
                                                                                                                       RAL
0279 00080
                               JMS SBR1
                                                                                        0372 00237
                                                                                                                       RD1
                                                                                                                                 / CHIP Ø, REG. 1, HAR 1
                                                                                       0373 00245
0374 00229
      00164
                                                                                                                                 / LEAST SIGNIFICANT BIT, DATA / CHIP Ø, REG. 1, CHAR Ø
0281 00209
0282 00225
0283 00162
                               LDM 1
WMP
                                                                                                                       WR1
                                         / RE-SUPPRESS TELETYPE / INPUT COMPLETE NOW
                                                                                       0375 00236
0376 00245
                               LD 2
                                                                                                                       RAL
WRØ
                                                                                        0377 00228
0378 00121
                                                                                                                                 / MOST SIGNIFICANT BIT, DATA
0284 00245
0285 00241
                               RAL
                                                                                                                       ISE O DATA1
                                         / FI IMINATE PARITY BIT
0286 00246
0287 00178
                               RAR
                                                                                              00083
                                                                                        0380 00080
                                                                                                            FINAL, JMS TTY / GET NEXT CHAR
                               XCH 2
0288 00192
                               BBL Ø
                                         / EXIT WITH DATA INT PAIR 1 (2-3)
                                                                                              0 02 35
                                                                                                                      FIM P3 70
                                                                                        0382 00038
                                                                                                                                           /IR(6)=4, IR(7)=6, (F)
                                                                                              00070
                                                                                        0384 00081
                                                                                                                       JMS COMPR
                                                                                              00033
/ COMPARE ROUTINE, ACCEPTS INPUT IN PAIR 3 / AND PAIR 1 WILL OUTPUT A (1) IF COMPARE
                                                                                       0386 00020
00189
                                                                                                                                           /AC=0. IF NOT RESTART INPUT
                                                                                                                       JCN AZ CONA
                                                                                                                                           /IR(6)=4. IR(7)=2. (B)
  FAILS.
                                                                                        0388 00038
                                                                                                                      F1M P3 66
```

```
0390 00081
00033
                                                                                                 0498 00033
0499 00239
0500 00130
0501 00037
                               JMS COMPR
                                                                                                                                 SRC PØ
                                                                                                                                  RD3
0392 00020
                                JCN AZ REPTB
                                                                                                                                 ADD 2
SRC P2
0394 00038
                                FIM P3 127
                                                     /IR(6)=7, IR(7)=15, (RO)
                                                                                                 0502 00231
0503 00066
       00127
                                                                                                                       CONT2,
                                                                                                                                 JUN CONT1
0396 00081
00033
                                JMS COMPR
                                                                                                        00006
                                                                                                 0505 00032
                                                                                                                                 FIM PØ 16
                                                                                                                                                       /IR(0)=1, IR(1)=0
0398 00028
                                JCN AN FORMT
                                                     /CHECK.FOR FORMAT ERROR
                                                                                                        00016
                                                                                                 0507 00033
0508 00238
      0 01 58
                                                                                                                                  SRC PØ / INC INIT ADDRESS BY ONE (1)
0400 00032
                     RB OUT,
                               FIM PØ 16
                                                                                                                                 RD2
                                                                                                                                 IAC
WR2
      00016
                                                                                                  0509 00242
0402 00033
0403 00236
0404 00246
                                SRC PØ
                                                                                                 0510 00230
                                                                                                 0511 00208
0512 00178
                                                                                                                                  LDM Ø
                                RAR
                                                                                                                                  XCH 2
0405 00228
                                WRØ
                                                                                                 0513 00239
                                                                                                                                  Rn3
0406 00237
0407 00246
                                RD1
                                                                                                 0514 00130
0515 00231
                                                                                                                                  ADD 2
                                RAR
                                                                                                                                  WR 3
0406 00229
0409 00169
                                                                                                                                 JUN REPT
                                                                                                 0516 00065
                                ID 9
                                                                                                        00073
0410 00248
0411 00185
0412 00065
                                                                                                 0518 00032
00032
                                                                                                                       CONT1, FIM PØ 32
                                                                                                                                                      /IR(0)=2, IR(1)=0
                                XCH 9
                                                                                                 0520 00033
0521 00236
                                JUN DATA1
                                                                                                                                 SRC PR / CHECK FORMAT FRROR EXIST
       00083
0414 00080
                     FORM T.
                               JMS CRLF
                                                     /POSITION CARRIAGE
                                                                                                 0522 00246
0523 00026
                                                                                                                                 RAR
                                                                                                                                  JCN CZ NOFE
0416 00082
                                JMS FMER
                                                                                                        00015
                                                                                                 0525 00066
00090
                                                                                                                                  JUN ADCHK
0418 00081
                     PRINL, JMS PRINA
00171
0420 00042
00032
                                                                                                 0527 00032
                                                                                                                       NOFF.
                                                                                                                                 FIM PØ 16
                                                                                                                                                       /IR(0)=1, IR(1)=0
                                FIM P5 32
                                                     /IR(10)=2, IR(11)=0
                                                                                                 0529 00036
                                                                                                                                 FIM P2 32
                                                                                                                                                       /IR(4)=2, IR(5)=0
0422 00209
0423 00043
                                LDM 1
                                                                                                 00032
0531 00033
                                SRC P5
                                                                                                                                  SRC PØ / WRITE DATA TO 1701
0424 00228
                                          / CHIP Ø, REG. 2, CHAR Ø
                                                                                                 0532 00237
0533 00037
                                JUN STB
                                                                                                                                  SRC P2
      00105
                                                                                                 0534 00226
                                                                                                                                  WRR
                                                                                                                                            / IS 4-BITS, DATA
                                                                                                 0535 00033
0536 00236
                     PRINA, LDM 13
XCH 12
FIM P5 53
.
0427 00221
                                                      /PRINT FMERROR ADDRESS
                                                                                                                                  RDØ
0428 00188
0429 00042
                                                                                                 0537 90100
0538 00037
                                                                                                                                  INC 4
                                                     /IR(10)=3, IR(11)=5
                                                                                                                                  SRC P2
      00053
                                                                                                 0539 20226
0540 20220
0541 00186
                                                                                                                                            / MS 4-BITS, DATA
                                                                                                                                  ₩R R
                                SRC P5 / PRINT OUT ADDRESS
0431 00043
                     FORM1,
                                                                                                                                 LDM 12
0432 00233
0433 00179
0434 00219
                                RDM
                                                                                                                                  XCH 10
                                XCH 3
                                                                                                                                 FIM P3 64
                                                                                                 0542 00038
                                                                                                                       PRGRM,
                                                                                                                                                       /IR(6)=4, IR(7)=\emptyset
                                LDM 11
                                                                                                        00064
0435 00178
0436 00080
                                XCH 2
JMS PRINT
                                                                                                 0544 00039
0545 00000
                                                                                                                                  SR C P3
                                                                                                                                 NOP
00178
0438 00171
0439 00248
                                                                                                  0546 00000
                                                                                                                                  NOP
                                LD 11
                                DAC
0440 00187
0441 00241
0442 00124
00175
0444 00192
                                XCH 11
                                                                                                 0547 00210
0548 30225
                                                                                                                                 LDM 2
                                                                                                                                                       /PULSING FOR 517 MSEC.
                                ISZ 12 FORM1
                                                                                                  0549 00036
                                                                                                                                 FIM P2 Ø
                                                                                                                                                       /IR(4)=0, IR(5)=0
                                                                                                        00000
                                BBL Ø
                                                                                                 0551 00040
                                                                                                                                 FIM P4 11
                                                                                                                                                       /IR(8)=0, IR(9)=11
0445 00032
                                                                                                        00011
                     CONA
                                FI M PØ 16
                                                                                                 0553 00116
000 41
0555 00117
                                                                                                                       DELY1. ISZ 4 DELY1
00016
0447 00033
                                SRC PØ
                                                                                                                                 ISF 5 DELY1
0448 00237
                                RD 1
                                                                                                        00041
0449 00244
0450 00229
                                                                                                 0557 00120
                                                                                                                                 ISE 8 DELY1
                                WR1
                                                                                                        00041
0451 00236
                                RDØ
                                                                                                  0559 00080
                                                                                                                                 JMS SBR1
0452 00244
0453 00228
                                CMA
                                                                                                 0561 00080
00171
                                                                                                                                  JMS SBR2
0454 00032
                                FIM PØ 32
                                                     /IR(0)2. IR(1)=0. INIT ADR
      00032
                                                                                                 0563 00121
00041
                                                                                                                                 ISZ 9 DELY1
0456 00033
0457 00238
                                SRC PØ
                                RD 2
RAR
                                                                                                 0565 00208
                                                                                                                                 LDM Ø
0458 00246
                                                                                                       0 02 25
0 00 36
                                                                                                                                 WMP
FIM P2 128
0459 00018
                                JCN CN CONT2
                                                                                                  Ø5 67
                                                                                                                                                       /IR(4)=8, IR(5)=0
                                                                                                        00128
0461 00032
                                FIM PØ Ø
                                                     /IR(0) =0, IR(1)=0, ADR COMP
                                                                                                 0569 00080
                                                                                                                                 JMS SBR1
                                                                                                                                                       / READ DELAY (5.6 MS)
       00000
                                                                                                        00164
0463 00033
                                SRC PØ
                                                                                                 0571 00080
00164
                                                                                                                                 JMS SBR1
                                                                                                                                                       / READ DELAY
0464 00236
0465 00183
                                RDØ
                                XCH 7
                                                                                                 0573 00096
0574 00096
                                                                                                                                  INC Ø
0466 00237
0467 00182
                                RD1
                                                                                                                                 INC Ø
SRC PØ
                                                                                                 0575 00033
0576 00234
0577 00037
0468 00096
0469 00033
                                INC Ø
                                                                                                                                 RDR
                                                                                                                                  SR C P2
0470 00238
                                RD2
                                                                                                 0578 00225
0579 00183
0471 00179
0472 00239
0473 00178
0474 00081
                                хсн з
                                                                                                                                  XCH 7
                                                                                                                                           / IS 4-RITS.1701 OUTPUT DATA
                                RD3
                                XCH 2
                                                                                                  0581 00132
                                                                                                                                  ADD 4
                                JMS COMPR
                                                                                                 0582 00180
0583 00096
                                                                                                                                 XCH 4
INC @
      00033
0476 00028
                                                                                                 0584 00093
0585 00234
0586 00037
0587 00225
0588 00182
                                JCN AN SRCH
                                                                                                                                  SPC PA
      00249
                                                                                                                                  RDR
0478 00034
                                FIM P1 170
                                                     /IR(2)=12,IR(3)=10, (+)
                                                                                                                                 SRC P2
       00170
0480 00080
                                JMS PRINT
                                                                                                                                 XCH 6
                                                                                                                                           / MS 4S,1701 OUTPUT DATA
       00178
                                                                                                  0589 00209
                                                                                                 0589 00209
0590 00176
0591 00033
0592 00236
0593 00178
0594 00237
0595 00179
0482 00032
                                FIM PØ 32
                                                     /IR(0)=2, IR(1)=0
                                                                                                                                  XCH Ø
00032
0484 00209
                                                                                                                                  SPC PE
                                LDM 1 / SET INIT ADR FLAG
                                SRC PØ
WR2
                                                                                                                                 RD2
                                                                                                                                 XCH 2
RD1
                                                                                                                                           / MS 4-BITS, INPUT DATA
0486 00230
0487 00032
                                FIM PØ Ø
                                                     / [R(Ø-1)=Ø
                                                                                                                                 XCH 3
                                                                                                                                            / LS 4-BITS, INPUT DATA
00000
0489 00036
                                                                                                 0596 00081
00033
                                                                                                                                  JMS COMPR
                                FIM P2 16
                                                     /!R(4)=1, IR(5)=\emptyset
      00016
                                                                                                 0598 00020
                                                                                                                                 JCN AZ ADCHK
0491 09033
                                SRC PA
                                                                                                        00090
                                RD2
                                                                                                                                 JUN RPRGM
                                                                                                 0600 00066
                                                                                                 00162
0602 00032
0493 00242
                                TAC
0494 00037
0495 00230
                                SRC P2
                                                                                                                      ADCHK, FIM PØ Ø
                                                                                                       00000
                                WR2
                                LDM Ø
0496 00208
0497 00178
                                                                                                                                 SRC PØ
```

0605 00236

RDØ

```
0606 00179
0607 00237
0608 00178
0609 00238
                              XCH 3
                                                                                        0686 00034
                                                                                                            FMER,
                                                                                                                      FIM P1 198
                                                                                                                                          /IR(2)=12, IR(3)=6, (F)
                              RD1
XCH 2
                                                                                              00198
                                                                                              00178
                              RD2
0610 00183
0611 00239
                              XCH 7
                                                                                        0690
                                                                                                                          P1 197
                                                                                                                                          /IR(2)=12, IR(3)=5, (E)
                                                                                              00197
0612 00182
0613 00081
                                                                                        0692
                                                                                              00080
                                                                                                                      IMS PRINT
                              JMS COMPR
      00033
                                                                                        0694
                                                                                              00034
                                                                                                                      FIM P1 160
                                                                                                                                          /IR(2)=10, IR(3)=0, (SP)
Ø615
      00028
                              JCN AN INADR
                                                                                              0 01 60
                                                                                        Ø696
                                                                                                                      JMS PRINT
      00124
                                                                                              00080
Ø6 17
      a aa aa
                    STB.
                              JMS CRLF
      00226
                                                                                                                      BBL Ø
                                                                                        0698
                                                                                             00192
      0 00 3 4
0 00 70
                                                  /IR(2)=4, IR(3)=5, (F)
Ø619
                              FIM P1 70
Ø621
      00080
                              JMS PRINT
                                                                                        0699
                                                                                              0 00 81
                                                                                                            LISTR.
                                                                                                                      JMS PRINA
                                                                                              00171
Ø623
      00032
                              FIM PØ 32
                                                                                        0701
                                                                                              0 00 34
                                                                                                                      FIM P1 160
                                                                                                                                          /IR(2)=10, IR(3)=0, (SP)
      00032
                                                                                              00160
      00033
                                                                                        0703
                                                                                              0 00 80
                                                                                                                      JMS PRINT
                              LDM Ø
WRØ
WR1
Ø626
Ø627
      00208
00228
                                                                                              00178
                                                                                        0705
                                                                                                                      FIM P1 194
                                                                                                                                          /IR(2)=12, IR(3)=2, (B)
                                                                                              00034
Ø628 Ø Ø229
                                                                                              00194
0629
      00230
                                                                                        0707
                                                                                                                      JMS PRINT
                                                                                              00080
                              FIM P2 Ø
0630 00036
                                                                                              00178
       9 99 99
                                                                                              0 02 22
                                                                                                                      LDM 14
Ø632
      00081
                              JMS CLRAM
                                                                                        0710 00186
                                                                                                                      XCH 10
                                                                                                                                          /SET BIT COUNTER
       Ø ØØ 64
                                                                                                                      FIM P6 48
                                                                                        0711 00044
                              JUN STA1
                                                                                              00048
       00005
                                                                                        0713 00220
                                                                                                            SECON,
                                                                                                                      LDM 12
Ø636
      00036
                    INADR.
                              F1M P2 Ø
                                                  /ADDRESS INCREMENT
                                                                                        0714 00182
                                                                                                                      XCH
                                                                                                                           6
                                                                                        0715 00045
0716 00234
0717 00245
0718 00190
       9 9 9 9 9
                                                                                                                      SRC
0638
      99981
                              JMS CLRAM
                                                                                                                      RDR
       00064
                                                                                                            ROTAT,
                                                                                                                      FAI
                                                  /IR(0)=0, IR(1)=3
0640
                              FIM PØ 3
      ● 0032
                                                                                                                      хсн
                                                                                                                      JCN CZ PRNTN
                                                                                        0719
                                                                                             00026
0642
                              SRC PØ
      00033
      00209
                                   1
                                                                                        0721 00034
                                                                                                                      FIM P1 228
                                                                                                                                          /IR(2)=13, IR(3)=9, (P)
      Ø0224
                              WRM
                                                                                              99298
0645 00081
                              JMS ADDTN
                                                                                              00080
                                                                                                                      JMS PRINT
       00046
                                                                                              00178
0647 00032
                              FIM PO 0
                                                                                        0725
                                                                                                                      JUN NEXT 2
00219
                                                  /IR(4)=3, IR(5)=0
                              FIM P2 48
                                                                                        0727
                                                                                                            PRNTN.
                                                                                                                      FIM P1 236
                                                                                                                                          /IR(2) = 12, IR(3) = 14, (N)
00048
0651 00218
                                                                                              0 02 06
                              LDM 10
                                                                                        0729
                                                                                             00080
                                                                                                                      JMS PRINT
0652 00182
                              X C H
                                                                                              00178
                                   P
                    ST OR 1,
                                                                                                                      XCH 14
ISZ 6 POTAT
                                                                                              00190
                                                                                                            NFYT2.
0654 00233
                              RD M
0655 00037
                              SRC P2
                                                                                              00205
0656 00224
0657 00097
0658 00101
                              WRM
                                                                                                                      LD 12
DAC
                                                                                        0734 0017
                              INC 1
INC 5
                                                                                        0735 00248
                                                                                        0736
0737
                                                                                             00188
00122
                                                                                                                      XCH 12
ISZ 10 SECON
                              ISE 6 STOR1
0659 00118
                                                                                              00201
00034
0661 00032
00000
                              FIM PØ Ø
                                                                                        0739
                                                                                                                      FIM P1 198
                                                                                                                                          /IR(2)=12, IR(3)=6, (F)
                                                                                              00198
0663 00033
0664 00236
0665 00242
                              SRC PØ
                                                                                        07 41
                                                                                              00080
00178
                                                                                                                      JMS PRINT
                              RDØ
                              IAC
WRØ
                                                                                        0743
                                                                                              00034
00187
                                                                                                                      FIM P1 187
                                                                                                                                           /IR(2)=11, IR(3)=11, (SC)
0666 00228
0667 00208
                              LDM Ø
                                                                                        0745
                                                                                              a aa 80
                                                                                                                      JMS PRINT
0668 00178
0669 00237
0670 00130
                              RD1
                                                                                              00127
                                                                                                                      ISE 15 AINC
                               ADD 2
                                                                                        Ø7 49
                                                                                                                      I DM 12
                                                                                              8 92 29
0672 99964
                              JUN PRGM1
                                                                                             00191
00080
                                                                                        9759
                                                                                                                      JMS CRLF
                                                                                        0751
      00122
                    RPRGM.
                              ISZ 10 PRGMA
                                                                                              99226
       99168
                                                                                        0753
                                                                                                                      JMS LF
      00000
                              JMS ERROR
                                                                                              00239
       00135
                                                                                                                      JUN ADCHK
                                                                                              00090
      00162
                                                                                        0757
                                                                                              00034
                                                                                                            AINC,
                                                                                                                      FIM P1 160
                                                                                                                                          / SPACE
9689
                    PRGMA,
                              FIM P1 164
                                                  /IR(2)=10, IR(3)=4, (DS)
                                                                                              ØØ160
                                                                                        0759
                                                                                              00080
                                                                                                                      JMS PRINT
0682
      02080
                              JMS PRINT
                                                                                        0761
                                                                                              00034
                                                                                                                      FIM P1 160
                                                                                                                                                    / SPACE
Ø6 84
      0 0 0 6 6
                              JUN PRIGRM
                                                                                              00160
      0 00 30
                                                                                        0763
                                                                                                                      JMS PRINT
                                                                                             0 00 80
                                                                                              00178
                                                                                              00066
                                                                                                                      JUN ADCHK
```

# PROM and ROM Duplication and Verification Program (A0544)

Refer to the MCB4-20 description (Appendix E) for a description of this program's use.


```
LOAD ROM ADR L - AC
WRITE ROM ADR L (OP Ø)
SET SRC - ROM 1 (ROM ADR H)
SEND ROM 1 (OP 1)
LOAD ROM ADR H - AC
WRITE ROM ADR H (OP 1)
SET SRC - RAM 1 (ROM CS)
0000 00000
0001 00000
                               NOP
                                                                                                                                               LD 13
                                                                                                              0021 00226
0022 00096
0023 00033
                                                                                                                                                WRR
INC Ø
                               NOP
       00017
                               JCN TZ START
                  START,
                                                        / WAIT FOR TEST
                                                                                                                                               SRC PØ
        00002
                                                                                                              0024 00172
0025 00226
0004 00046
                               FIM P7 192
                                                        /SET PASS CTR = 4
                                                                                                                                               LD 12
       00192
                                                                                                                                                WR R
                                                                                                              0026 00032
00064
0006 00032
                               FIM PØ Ø
                                                        / SET SRC - RAM Ø
                                                                                                                                               FIM PØ 64
0008 00033
0009 00210
0010 00225
                               SRC PØ
                                                           SEND RAM Ø
                              LDM 2
                                                           LOAD STARTLAMP BIT
                                                                                                               00 28 0 00 33
                                                                                                                                               SR C PØ
                                                                                                                                                                      / SEND RAM 1
/ LOAD ROM CSBIT
                                                           START LAMP ON (001)
SET SRC - ROM 1
                                                                                                              0029 00216
                                                                                                                                               LDM 8
0011 00096
                               INC Ø
0012 00033
0013 00234
0014 00191
                              SRC PØ
RDR
XCH 15
                                                           SEND ROM (IP1)
                                                                                                              .
0030 00225
                                                                                                                                                                      / ENABLE ROM CS (013)
/RDM READ DELAY (10 MS)
                                                                                                                                               WM P
                                                        / READ MODE SELECT (IP1)
/STORE MODE SELECT (R15)
                                                                                                              0031 00080
                                                                                                                                               JMS DLYTO
                                                                                                                     0 01 90
                                                                                      (R15)
                                                         /CLEAR ROM ADR REG
0015 00044
                                                                                                              0033 00032
                                                                                                                                               FIM PØ 32
                                                                                                                                                                      / SET SRC - ROM 2 (ROM DATA L)
        00000
                                                                                                                     00032
                                                                                                              0035 00033
0036 00234
0017
                  RO MAD.
                              FIM PØ Ø
                                                                                                                                                                      / SEND ROM 2 (IP 2)
/ READ ROM DATA L (IP 2)
/ COMPLEMENT DATA
       0 00 32
                                                        / SET SRC - ROM Ø (ROM ADR L)
                                                                                                                                               SRC PØ
       9 99 9 9
                                                                                                                                               RDR
0019 00033
                               SRC PE
                                                        / SEND ROM Ø (OP Ø)
                                                                                                              0037 00244
                                                                                                                                               CM A
```

```
/ STORE ROM DATA L (R11)
/ SET SRC - ROM 3 (ROM DATA H)
/ SEND ROM 3 (IP 3)
/ READ ROM DATA H (IP 3)
/ COMPLEMENT DATA
                                                                                                                                                          0148 00170
0149 00152
                                   XCH 11
0038 00187
0039 00096
                                   INC Ø
SRC PØ
                                                                                                                            0150 00241
0151 00028
0041 00234
0042 00244
0043 00186
                                   RDR
                                   CM A
                                                                                                                                     0 01 55
                                                               STORE ROM DATA H (R LØ)
SET SRC - RAM 1 (ROM CS)
                                   XCH 10
FIM PØ 64
                                                                                                                            0153 00064
                                                                                                                                                           JUN INAOR
                                                                                                                                                                                 / JUMP - INADR IF DATA COMP
0044 00032
                                                                                                                                    00168
                                                                                                                            0155 00126 NOCMP, IS 2 14 MODE / INC PASS CTR, JUMP-MODE IF NOT
        0 00 64
0046 00033
0047 00240
0048 00225
                                   SRC PØ
                                                            / SEND RAM 1
/ CLEAR ROM CS BIT
                                                                                                                              4TH
                                                                                                                                    0 00 49
                                    CLB
                                                                                                                            0157 00034 ERROR, FIM P1 0
                                                            / DISABLE ROM CS (013)
                                                                                                                                                                                / SET SRC - RAM Ø (ERROR LAMP)
                                   MMP
                                                            / DISABLE RUM CS (013)
/ CLEAR AC, CY
/LOAD MODE SELECT - AC
/ CHECK 1702A MODE
/ JUMP IF CY=1 - DUP
                                                                                                                            09000
0159 00035
0049 00240
0050 00175
                     MODE,
                                    CL B
                                                                                                                                                                                 / SEND RAM 0 / LOAD ERROR LAMP ON BIT / ERROR LAMP ON (002)
                                                                                                                                                          SRC P1
                                    LO 15
                                                                                                                                                          LDM 6
0051 00246
0052 00018
                                                                                                                            01 60 0 02 14
                                                                                                                                                          HMP / ERROR LAMP ON (002).

JCN THAIT / CONTINUE IF TEST PRESSED
                                    JCN C1 DUP
                                                                                                                            01 62 0 00 17 WAIT.
00078
0054 00246
                                                            / CHECK 1702 MODE
/ JUMP IF CY=1 - DUP
                                                                                                                            00162
0164 30210
                                   RAR
                                                                                                                                                          LDM 2
WMP
LDM 12
                                                                                                                                                                                / LOAD ERROR LAMP OFF BIT
/ ERROR LAMP OFF (022)
/ RESET PASS CTR = 4
 0055 00018
                                    JCN C1 DUP
                                                                                                                            01 55 0 02 25
01 66 002 20
00078
0057 00246
                                                            /CHECK COMPARE MODE
/ JUMP IF CY = 0 - STOP
                                    RAR
 0058 00026
00071
                                    JCN CØ STOP
                                                                                                                            0167 00190
                                                                                                                                                                                 / LOAD PASS CTR
                                   FIM PØ 32
                                                            / SET SRC - ROM .2 (ROM DATA L)
0060 00032
         00032
0062 00033
0063 00171
                                    SRC PØ
                                                            / SEND ROM 2 (IP 2)
                                                                                                                            0168 00173 INADR, LO 13
0169 00241 CLC
0170 00242 IAC
0171 00189 XCH 13
0172 00018 JCN C1
                                                                                                                                                                                 / LOAD ROM ADR L - AC
/ CLEAR CARRY
/ INC ROM ADR L
                                    LO 11
WRR
 0064 00226
0065 00096
0066 00033
                                                            / WRITE ROM DATA L
/ SET SRC - ROM 3 (ROM DATA H)
/ SEND ROM 3 (IP 3)
                                                                                                                                                          CLC
IAC
XCH 13
                                    INC Ø
SRC PØ
                                                                                                                                                                                  / STORE NEW ROM ADR L
/ JUMP - INC ROM ADR H IF OVFL
0067 00170
0068 00226
                                    LO 10
                                                                                                                                                           JCN C1 TRAH
                                                            / WRITE ROM DATA L
0069 00064
00122
                                    JUN COMP
                                                                                                                             01 74 0 00 64
                                                                                                                                                           JUN ROMAO
                                                                                                                                                                                  / JUMP - ROM ADR DATA
                                                                                                                            00017
0176 00172 IRAH,
0177 00242
0178 00188
0071 00032
                                                            / SET SRC - RAM Ø
                                                                                                                                                                                 / LOAD ROM ADR H - AC
/ INC ROM ADR H
/ STORE NEW ROM ADR L
                      STOP.
                                                                                                                                                           10 12
                                   FIM PØ Ø
                                                                                                                                                           IAC
XCH 12
 ØØ 73 Ø ØØ 33
                                                            / SEND RAM Ø
                                    SR C PØ
                                                            / CLEAR AC, CY
/ START LAM P OFF (001)
/ JUMP TO START
 0074 00240
0075 00225
                                    CL B
                                                                                                                             0179 00318
                                                                                                                                                           JCN C1 FIN
                                                                                                                                     00183
 0076 00064
                                    JUN START
                                                                                                                             0181 00064
                                                                                                                                                           JUN ROMAD
00002
0078 00032
00032
                                                                                                                             0183 00034 FIN.
                                                                                                                                                          FIM P1 Ø
                                                            / SET SRC - ROM 2 (PROM DATA IN L)
                      DUP,
                                   FIM PØ 32
                                                                                                                            00300
0185 00035
0186 00216
                                                            / SEND ROM 2 (OP 2)
/ LOAD ROM DATA L - AC
/ HRITE PROM DATA IN L (OP 2)
                                                                                                                                                           SRC P1
 0080 00033
                                    SRC PØ
                                                                                                                                                           LDM 8
                                                                                                                                                                                 / LOAD FINISH LAMP BIT / FINISH LAMP ON
 0081 00171
0082 00226
                                    LO 11
WRR
                                                            / LOAD NUM UNIN ... ... / LOAD NUM UNIN ... ... / SET SRC - ROM 3 (PROM DATA IN H) / SEND ROM 3 (OP 3) / LOAD ROM DATA H - AC / WRITE PROM DATA IN H (OP 3) / DATA SETTLE DELAY (10 MS)
                                                                                                                             0187
                                                                                                                                    0 02 25
                                    INC Ø
SRC PØ
                                                                                                                                                           JUN START
 0083 00096
0084 00033
                                                                                                                             0188 00064
                                                                                                                                     00002
 0085 00170
0086 00226
0087 00080
                                    LO 10
WRR
                                    JMS DLYTO
                                                                                                                             /SUBROUT INES
         00190
                                                            / CLEAR AC, CY
/ LOAD MODE SELECT - AC
/ CHECK 1702A MODE
/ JUMP IF CY=1 - PGMA
 0089 00240
                                    CLB
                                                                                                                            0190 00038 DLYTD, FIM P3 0
00000
0192 00000 TLT, NOP
 0090 00175
                                                                                                                                                                                 / DELAY TIME OUT = 9.08MS
                                    LO 15
 0091 00246
                                    RAR
                                    JCN C1 PGMA
                                                                                                                             0193 00119
                                                                                                                                                           IS 7 TL.T
         Ø ØØ 99
                                                                                                                             00192
0195 00000
0196 00000
 0094 00246
0095 00018
                                                            / CHECK 1702 MODE
/ JUMP IF CY=1 - PROGRAM 1702
                                                                                                                                                           NOP
NOP
                                    JCN C1 PGMØ2
 00110
0097 00064
                                                                                                                             0197 00118
                                    JUN STOP
                                                             / JUMP - STOP IFNOT PGM MODE
                                                                                                                                                           ISE 6 TLT
         00071
                                                                                                                                     00192
                                                             / SET SRC - RAM 1
                                                                                                                             0199 00192
 0099 00032
                                    FIM PØ 64
                      PGMA,
                                                                                                                                                           BBL Ø
                                                                                                                             0200 00034 DLYA,
                                                                                                                                                           FIM P1 0
                                                                                                                                                                                 / DELAY A = 517MS
         00064
                                                             / SEND RAM 1
 0101 00033
0102 00210
                                   SRC PØ
LDM 2
                                                                                                                             0 00 00
0 2 0 2 0 0 0 3 6
                                                             / LOAD R/WA BIT
/ ENABLE 1702A PGM (011)
/ PGM TIME (517 MS)
 0103 00225
0104 00080
                                                                                                                                     00011
                                                                                                                             0204 00114 TLA.
00204
                                                                                                                                                           ISE 2 TLA
                                    JMS DLYA
          аараа
                                                                                                                             0206 00115
00204
 0106 00208
0107 00225
                                    LDM Ø
                                                             / CLEAR R/WA BIT
/ DISABLE 1702A PGM (011)
                                                                                                                                                           ISF 3 TLA
                                    WM P
 0108 00064
                                    JUN COMP
                                                             / JUMP - COMP
                                                                                                                             0208 00116
00204
                                                                                                                                                           ISF 4 TLA
          00122
                                                                                                                                                           JMS DLYTO
 0110 00032
00064
                                                                                                                             0210 00080
                      PGMØ2.
                                    FIM PØ 64
                                                            / SET SRC - RAM 1
                                                                                                                             00190
0212 00117
 0112 00033
0113 00212
0114 00225
0115 00080
                                                            / SEND RAM 1
/ LOAD R/W 02 BIT
/ ENABLE 1.702 PGM (012)
                                                                                                                                                           ISE 5 TLA
                                     SRC PØ
                                                                                                                             00204
0214 00192
                                     WMP
                                                                                                                             0215 00032 DLY02, FIM PØ 4
                                     JMS DLYØ2
                                                             / PROGRAM TIME (5.6 SEC)
                                                                                                                                                                                 / DELAY #2 = 5.6SEC
 00215
0117 00208
0118 00032
                                                                                                                             00004
0217 00113 TL2,
                                                                                                                                                           IS Z 1 A
                                    LDM @
FIM PØ 64
                                                            / CLEAR R/W 02 BIT
                                                                                                                                                                                 / (LOOP SET = 11)
                                                                                                                                      00220
          00064
                                                                                                                             0219 Ø0192
                                                                                                                                                           BBL Ø .
JMS DLYA
 0120 00033
0121 00225
0122 00080
                                     SRC PØ
                                                                                                                             0220 00080 A,
                                                             / DISABLE 1702 PGM (012)
                                                                                                                                      00200
                      COMP,
                                     JMS DL YTO
                                                             / DATA SETTLE TIME (10MS)
                                                                                                                             0222 00064
                                                                                                                                                           JUN TL 2
 00190
0124 00032
                                                                                                                                      00217
                                                            / SET SRC - ROM 2 (PROM DATA OUT L)
                                    FIM PØ 32
          00032
                                                            / SET SRC - RAM 2 (DATA DSPLY)
 0126 00034
00128
                                     FIM P1 128
                                                           / SEND ROM 2 (IP2)
/ READ PROM DATA OUT L (IP2)
/ SEND RAM 2 (PROM DATA OUT DSPLY L
/ WRITE PROM DATA OUT DSPLY L (02)
/ STORE PROM DATA OUT L (R9)
/ SET SRC - ROM 3 (PROM DATA OUT H)
LOAD '64' BIT FOR RAM 3 SRC
/ SET SRC - RAM 3
/ LOAD SRC H
/ SEND ROM 3 (IP3)
/ READ PROM DATA OUT H (IP3)
/ SEND RAM 3 (PROM DATA OUT OSPLY H)
/ WRITE PROM DATA OUT OSPLY H (03)
/ STORE PROM DATA OUT H (R8)
/ STORE PROM DATA OUT H (R8)
/ CLEAR CY
/ LOAD ROM DATA L - AC
 0128 00033
0129 00234
                                     SRC PØ
                                                            / SEND ROM 2 (IP2)
                                    RDR
SRC P1
                                                                                                                             SYMBOL TABLE:
 0130 00035
0131 00225
0132 00185
0133 00096
0134 00212
                                     UM P
                                                                                                                                                                                     ROMAD 00017
START 00002
                                                                                                                              A 00220
COMP 00122
DLYA 00215
DLYA 0020
DLYTO 00190
DUP 00078
ERROR 00157
                                                                                                                                                          INADR 00168
IRAH 00176
MODE 00049
                                     XCH 9
                                                                                                                                                                                    STOP
TL2
                                     INC Ø
                                                                                                                                                                                              00071
00217
 0135 00130
0136 00178
0137 00033
                                                                                                                                                          NOCMP 00155
PGM02 00110
PGMA 00099
                                     ADD 2
                                                                                                                                                                                               00204
                                     XCH 2
SRC PØ
                                                                                                                                                                                               00192
00162
 0138 00234
0139 00035
                                     RDR
SRC P1
 0140 00225
0141 00184
0142 00241
                                     WMP
                                     XCH 8
                                     CL C
                                     JCN AN NOCMP / JUMP IF DATA L NO COMP
                                    LO 11
SUB 9
 0143 00171
0144 00153
 0145 00028
          00155
 0147 00241
                                                            / CLEAR CY
                                     CL C
```

# INTEL MICRO COMPUTERS

# POINT-OF-SALE TERMINALS



Staid, Inc. of Casselberry, Florida is using Intel micro computers to build advanced point-of-sale terminals for a large chain of cafeterias in the Southeast. Operated by the cashier, the terminal automatically enters item prices, totals items, adds taxes, prints a sales slip, dispenses change, adjusts the inventory of each item as it is sold, and transmits all this information to corporate headquarters. It can handle 100 separate items and is expandable to accommodate 200.

Staid says the Intel micro computer on only two PC cards does the work of about a dozen cards of random logic, and increases estimated reliability by an order of magnitude. Cost reduction, compared to random logic, is estimated to range from 20% to 30%.

Since the micro computers are programmed by Intel PROMs, Staid can produce point-of-sale terminals for the other types of businesses that have different requirements without redesign. They simply change the PROMs to make the terminal perform according to the new customer's requirements. Obviously, this saves a lot of money and enables them to deliver systems soon after receipt of order.

# DATA COMMUNICATIONS PROCESSING



Action Communication Systems of Dallas used Intel micro computers as front-end processors in this high-speed dial-up communications controller built for The Bekins Company.

Action adopted Intel micro computers in order to save both development time and system cost. The Bekins system was fully developed and delivered *only 90 days* after Action decided to use Intel micro computers. And Action estimates they saved about \$10,000 in over-all cost.

The Bekins controller, located in Glendale, California, is the heart of a nationwide multi-terminal system that carries administrative messages, financial data, shipping notices and customer inquiries. A micro computer on each of fives lines puts messages in a binary synchronous format, checks for errors, and signals for re-transmission when an error is detected.

Action used Intel's standard SIM4-02 micro computer boards in the system, and did the final programming with Intel's electrically-programmed PROMs. Intel's Micro Computer Systems Group worked very closely with Action in both the design and debugging phases of the project.

# COMPACT BUSINESS MACHINES




This general-purpose data processing machine for small businesses is built by Omni Electronics using an Intel micro computer as the heart of the system. Suitably programmed, this machine will tabulate accounts, type invoices, write checks, and even produce personalized form letters.

Omni says they saved about \$3,000 by using an Intel micro computer in place of a mini. Moreover, the micro computer enabled them to reduce the whole system to typewriter size.

They say the micro computer has even more speed than they need, and offers the extraordinary reliability they require in this application.

In addition to the Intel integrated CPU, which does all central processing, the machine uses Intel's electrically-programmed PROMs for bootstrap programming and Intel's 2102 N-channel 1024-bit MOS RAMs as the central memory, a memory which stores up to 16K 8-bit bytes. Peripheral memory is supplied by one to eight Omni tape decks, which store 15,000,000 bits per cartridge.

# PROCESS CONTROL



An Intel micro computer does all the thinking for this automatic bottle-loading machine. The micro computer, built by Comstar Corporation of Edina, Minnesota, for Conveyor Specialities, tells the machine how to load bottles of different sizes and when to perform each step in the loading process.

The little computer in a 6" x 6" x 1½" space replaces several racks of counters, timers and relays that would otherwise be required. According to Comstar, the computer's flexible programming is a major advantage. Programs on PROMs can be changed in half an hour.

Comstar estimates that the micro computer halved the cost of the control portion of this system, and reduced the time required to build it by a factor of two or three. The company is now building other types of systems with Intel micro computers, including an automatic meat weighing and packaging machine.

# **NATIONAL SALES MANAGER**

#### CALIFORNIA

Hank O'Hara 3065 Bowers Avenue 408/246-7501 TWX: 910-338-0026 Telex: 34-6372 Santa Clara 95051

#### ARIZONA

Engineering Sales 7155 E. Thomas Road, No. 6 602/945-5781 Scottsdale 85252

#### CALIFORNIA

Jess Huffman 3065 Bowers Avenue 408/246-7501 \*Santa Clara 95051 Jerry Plymire

3065 Bowers Avenue 408/246-7501 Santa Clara 95051

John Alfoldy 17401 Irvine Blvd., Suit K 714/838-1126, TWX: 910-595-1114 \*Tustin 92680 Jim Saxton

17401 Irvine Blvd., Suite K 714/838-1126, TWX: 910-595-1114 \*Tustin 92680

Dave Neubauer 17401 Irvine Blvd., Suite K 714/838-1126, TWX: 910-595-1114 \*Tustin 92680

Earle Associates, Inc. 4433 Convoy Street, Suite A 714/278-5441 San Diego 92111

# COLORADO

Waugaman Associates, Inc. 4643 Wadsworth, Suite C 303/423-1020, TWX: 910-938-0750 Wheatridge 80033

\*Direct Intel Sales Office

# CALIFORNIA

William T. O'Brien 17401 Irvine Blvd., Suite K 714/838-1126, TWX: 910-595-1114 \*Tustin 92680

#### FLORIDA

Semtronic Associates 5100 DuPont Blvd., Suite 8E DuPont Towers 305/782-1596 Ft. Lauderdale 33310 Semtronic Associates 100 Maitland Avenue, Suite 216

#### ILLINOIS

Mar-Con Associates, Inc. 4836 Main Street 312/675-6450 Skokie 60076

Altamonte Springs 32701

305/831-6851

### MARYLAND

Barnhill and Associates 1931 Greenspring Drive 301/252-5610 Timonium 21093

Barnhill and Associates P.O. Box 251 301/252-5610 Glen Arm 21057

# MASSACHUSETTS

Bill D'Eramo 594 Marrett Road, Suite 27 617/861-1136, Telex: 92-3493 Lexington 02173

7A Cypress Drive 617/273-2990 **Burlington 01803** 

# **U.S. REGIONAL SALES OFFICES**

#### MASSACHUSETTS

Myles Franklin 594 Marrett Road, Suite 27 617/861-1136. Telex: 92-3493 Lexington 02173

# U. S. SALES OFFICES

Sheridan Assoc., Inc. 33708 Grand River Avenue 313/477-3800 Farmington 48024

#### MINNESOTA

Carl Branger 800 Southgate Office Plaza 5001 West 78th Street 612/835-6722 \*Bloomington 55437

E.C.R., Inc. 4004 W. 78th Street 612/927-4547, TWX: 910-576-3153 Minneapolis 55435

#### MISSOURI

Sheridan Assoc., Inc. 110 S. Highway 140, Suite 10 314/837-5200 Florissant 63033

#### NEW JERSEY

Addem Post Office Box 231 516/567-5900 Keasbey 08832

#### NEW YORK

Ossmann Components Sales Corp. 395 Cleveland Drive 716/832-4271 Buffalo 14215 Addem 37 Pioneer Blvd. 516/567-5900 Huntington Station, L.I. 11746

#### MINNESOTA

Mick Carrier 800 Southgate Office Plaza 5001 West 78th Street 612/835-6722 \*Bloomington 55437

#### NEW YORK (Continued)

Ossmann Components Sales Corp. 280 Metro Park 716/442-3290 Rochester 14623 Ossmann Components Sales Corp. 1911 Vestal Parkway E.

607/785-9949 Vestal 13850 Ossmann Components Sales Corp. 132 Pickard Building

315/454-4477 Syracuse 13211

Ossmann Components Sales Corp. 411 Washington Avenue 914/338-5505 Kingston 12401

# NORTH CAROLINA

Barnhill and Associates 6030 Rellow Street 703/846-4624 Raleigh 27602

#### оніо

Sheridan Assoc., Inc. 10 Knollcrest Drive 513/761-5432, TWX: 810-461-2670 Cincinnati 15237 Sheridan Assoc., Inc. 7800 Wall Street 216/524-8120

Cleveland 44125 Sheridan Assoc., Inc. Shiloh Bldg., Suite 250 5045 North Main Street 513/277-8911 Dayton 45405

#### PENNSYLVANIA

Vantage Sales Company 21 Bala Avenue 215/667-0990 Bala Cynwyd 19004 John Kitzrow 21 Bala Avenue 215/664-6636 Bala Cynwyd 19004 Sheridan Assoc., Inc. 4268 North Pike, North Pike Pavilion 412/373-1070 Monroeville 15146

#### TENNESSEE

Barnhill and Associates 206 Chicashaw Drive 703/846-4624 Johnson City 37601

#### TEXAS

Evans and McDowell Assoc 13333 N. Central Expressway Room 180 214/238-7157 Dallas 75222

Evans and McDowell Assoc. 8814 Triola Lane 713/777-1282 Houston 77036

# VIRGINIA

Barnhill and Associates P.O. Box 1104 703/846-4624 Lynchburg .24505

# WASHINGTON

SD.R<sup>2</sup> Products and Sales 14040 N.E. 8th Street 206/747-9424 Bellevue 98007

# **EUROPEAN MARKETING HEADQUARTERS**

# BELGIUM

Jens Paulsen Intel Office 216 Avenue Louise 492003, Telex: 846-21060 \*Bruxelles 1050

#### **EUROPEAN MARKETING OFFICES**

# FRANCE

Intel Office Cidex R-141 94-534 Rungis (1) 677-60-75 \*France

# **ENGLAND**

Intel Corporation Broadfield House 4 Between Towns Road 72992 Cowley, Oxford

# AUSTRIA

Bacher Flectronische Gerate GmbH 0222-93 01 43, Telex: (01) 1532

# BELGIUM

S.A. Ineico N.V. 02/60.00.12, Telex: 25441

# DENMARK

Scandinavian Semiconductor Supply Aegir 5090, Telex: 19037 Copenhagen

# FINLAND

Havulinna Oy 90-61451, Telex: 12426 Helsinki

# FRANCE

Tekelec Airtronics 626-02-35, Telex: 25997

# **GERMANY**

Ing. Erich Sommer Elektronik GmbH 0611-55-02-89. Telex: 414069 Frankfurt

# ISRAEL

Telsys Ltd. Engineering Co. 25 28 39, Telex: TSEE-IL 333192 Tel-Aviv

# ITALY

Eledra 3 S (02) 86-03-07 Milano

# **NETHERLANDS**

INFLCO NV 020 44 16 66, Telex: 12534

# NORWAY

**EUROPEAN DISTRIBUTORS** 

Nordisk Elektronik (Norge) 602590, Telex: 16963 Oslo

# SOUTH AFRICA

Electronic Building Elements (PTY) Ltd. P.O. Box 4609 Pretoria

# SWEDEN

Nordisk Elektronik AB 08-24-83-40. Telex: 10547 Stockholm

# SWITZERLAND

Industrade AG 01-60-22-30, Telex: 56788 Zurich

# UNITED KINGDOM

Walmore Electronics Ltd., 01-836-0201, Telex: 28752

# **ORIENT MARKETING HEADQUARTERS**

Y, Magami Intel, Japan Han-Ei 2nd Bldg 1-1, Shinjuku, Shinjuku-Ku 03-403-4747, Telex: 781-28426 \*Tokyo 160

# **ORIENT DISTRIBUTORS**

# JAPAN

Pan Electron Inc., 045-471-8321, Telex: 781-4773

# **U. S. DISTRIBUTORS**

WEST ARIZONA Hamilton/Avnet Electronics 1739 N. 28th Avenue 602/269-1391 Phoenix 85009 Cramer/Arizona 2816 N. 16th Street

CALIFORNIA

602/263-1112

Phoenix 85006

Hamilton/Avnet Electronics 340 E, Middlefield Road 415/961-7000 Mountain View 94041

Cramer/San Francisco 695 Veterans Blvd. 415/365-4000 Redwood City 94063

Hamilton Electro Sales 10912 W. Washington Blvd. 213/870-7171

Culver City 90230 Cramer/Los Angeles

17201 Daimler Street 714/979-3000 Irvine 92705

Hamilton/Avnet Electronics 8817 Complex Drive 714/279-2421 San Diego 92123 Cramer/San Diego

7719 Convoy Court 714/279-6300 San Diego 92111

COLORADO

Cramer/Denver 5465 E. Evans Place at Hudson 303/758-2100 Denver 80222

Hamilton/Avnet Electronics 5921 N. Broadway 303/534-1212 Denver 80216

**NEW MEXICO** 

Cramer/New Mexico 137 Vermont, N.E. 505/265-5767

Albuquerque 87108

OREGON

Almac/Stroum Electronics 8888 S.W. Canyon Road 503/292-3534 Portland 97225

UTAH

Cramer/Utah 391 W. 2500 South 801/487-3681 Salt Lake City 84115

Hamilton/Avnet Electronics 647 W. Billinis Road 801/262-8451 Salt Lake City 84115

WASHINGTON

Almac/Stroum Electronics 5811 Sixth Avenue South 206/763-2300 Seattle 98108

Cramer/Seattle 5602 6th Avenue South 206/762-5755 Seattle 98108

Hamilton/Avnet Electronics 2320 Sixth Avenue 206/624-5930 Seattle 98121

MID-AMERICA

Cramer/Chicago 1911 South Busse Road 312/593-0230 Mt. Prospect 60056

Hamilton/Avnet Electronics 3901 North 25th Avenue 312/678-6310 Schiller Park 60176

INDIANA

ILLINOIS

Sheridan Assoc., Inc. 4165 Millersville Road, Suite DI-C7 317/542-0661 Indianapolis 46205

KANSAS

Hamilton/Avnet Electronics 3500 W. 75th Street, Suite 106 913/362-3250

Prairie Village 66208

MICHIGAN

Sheridan Assoc., Inc. 33708 Grand River Avenue 313/477-3800 Farmington 48024

Cramer/Detroit 13193 Wayne Road 313/425-7000 Livonia 48150

Hamilton/Avnet Electronics 13150 Wayne Road 313/522-4700 Livonia 48150

MINNESOTA

Cramer/Minneapolis 8053 Bloomington Freeway, Suite 105 612/881-8678

Bloomington 55420 Cramer/Bonn

7275 Bush Lake Road 612/941-4860 Edina 55435

Hamilton/Avnet Electronics 4940 Viking Drive 612/854-4800 Minneapolis 55431

Industrial Components, Inc. 4004 West 78th Street 612/927-9991 Minneapolis 55431

MISSOURI

Sheridan Assoc., Inc. 110 South Highway 140 Suite 10 314/837-5200

Florissant 63033 Hamilton Electro Sales

392 Brookes Land 314/731-1144 Hazelwood 63042

OKLAHOMA

Cramer/Tulsa 6336 East 13th Street 918/836-3371 Tulsa 74112

оню

Cramer/Tri-States Inc. 666 Redna Terrace 513/771-6441 Cincinnati 45215

Sheridan Assoc., Inc. 10 Knollcrest Drive 513/761-5432 Cincinnati 45237 Cramer/Cleveland

5835 Harper Road 216/248-7740 Cleveland 44139 Sheridan Assoc., Inc.

7800 Wall Street 216/524-8120 Cleveland 44125

Sheridan Assoc Inc. Shiloh Bldg., Suite 250 5045 North Main St. 513/277-8911 **Dayton 45405** 

TEXAS

Cramer Electronics 2970 Blystone 214/350-1355 Dallas 75220

Hamilton/Avnet Electronics 2403 Farrington 214/638-2850 Dallas 75207

Hamilton/Avnet Electronics 1216 West Clay 713/526-4661 Houston 77019

WISCONSIN

Cramer/Wisconsin 5626 N. 91st Street 414/462-8300 Milwaukee 53225

NORTHEAST

CONNECTICUT

MARYLAND

Cramer/Connecticut 35 Dodge Avenue, North Haven 203/239-5641

New Haven 06473

Cramer/FW Baltimore 922-24 Patapsco Avenue 301/354-0100 Baltimore 21230

Cramer/EW Washington 16021 Industrial Drive 301/948-0110 Gaithersburg 20760

Hamilton/Avnet Electronics 7255 Standard Drive 301/796-5000 Hanover 20176

MASSACHUSETTS

Cramer Electronics, Inc. 85 Wells Avenue 617/969-7700 Newton 02159

Hamilton/Avnet Electronics 185 Cambridge Street 617/273-2120 **Burlington 01803** 

NEW JERSEY

Hamilton Electro Sales 220 Little Falls Road 201/239-0800 Cedar Grove 07009

Cramer/New Jersey No. 1 Barett Avenue 201/935-5600 Moonachie 07074

Hamilton/Avnet Electronics 1608 Marlton Pike 609/662-9337 Cherry Hill 08034

Cramer/Pennsylvania, Inc. 7300 Route 130 North 609/662-5061 Pennsauken 08110

NÉW YORK

Cramer/Binghamton 3220 Watson Boulevard 607/754-6661 Endwell 13760

Cramer/Rochester 3259 Winton Road South 716/275-0300 Rochester 14623 Cramer/Syracuse

315/437-6671 East Syracuse 13057 Hamilton/Avnet Electronics 6400 Joy Road

6716 Joy Road

315/437-2642

Syracuse 13211 Cramer/Long Island 29 Oser Avenue 516/231-5600

Hauppauge, L.I. 11787 Hamilton/Avnet Electronics 70 State Street

516/333-5800 Westbury, L.I. 11590

PENNSYLVANIA

Sheridan Assoc., Inc. 4268 North Pike North Pike Pavilion 412/373-1070 Monroeville 15146

SOUTHEAST

ALABAMA

Cramer/EW Huntsville, Inc. 2310 Bob Wallace Avenue 205/539-5722

Huntsville 35805

FLORIDA

Cramer/EW Hollywood 4035 North 29th Avenue 305/923-8181 Hollywood 33020

Hamilton/Avnet Electronics 4020 North 29th Avenue 305/925-5401 Hollywood 33020

Cramer/EW Orlando 345 North Graham Ave. 305/841-1550

Orlando 32814

GEORGIA

Cramer/EW Atlanta 3130 Marjan Drive 404/448-9050 Atlanta 30340

Hamilton/Avnet Electronics 6700 Interstate 85 Access Road

404/448-0800 Atlanta 30071

NORTH CAROLINA

Cramer/EW Raleigh 3901 Winton Road 919 876-2371 Raleigh 27604

Cramer/EW Winston-Salem 938 Burke Street 919,725-8711

Winston-Salem 27102 PUERTO RICO

Cramer Electronics de Puerto Rico Subdivision Industrial, Bo Retiro

San German 00753

CANADA

ONTARIO

Cramer/Canada 920 Alness Avenue, Unit No. 9 Downsview 416/661-9222 Toronto 392

Hamilton/Avnet Electronics 6291 Dormain Rd. No. 19 416/677-7432

Hamilton/Avnet Electronics 880 Lady Ellen Place 613/725-3071

QUEBEC

Mississauga

Hamilton/Avnet Electronics 935 Monte De Liesse 514/735-6393 St. Laurent, Montreal 377

# **Ordering Information**

# **Packaging Information**

- The 4004 (CPU) is available in ceramic only and should be ordered as C4004.
- The 4001 (ROM), 4002 (RAM) and 4003 (SR) are presently available off the shelf in plastic only. Standard devices should be ordered as follows:

P4001 Plastic Package

P4002-1 (Metal Option #1) - Plastic Package

P4002-2 (Metal Option #2) - Plastic Package

P4003 Plastic Package

The 4008 and 4009 standard memory and I/O interface set are available in plastic only (24 pin DIP). They should be used as a set and ordered as P4008 and P4009.

# 4. Mask Programming of the 4001

The custom patterns, chip numbers and I/O options (including inverting and non-inverting inputs or outputs and on-chip resistor connected to either  $V_{DD}$  or  $V_{SS}$ ) must be specified on a truth table for each 4001 ordered. Blank custom truth tables are available upon request from Intel.

# 5. SIM4-01 Prototyping System

An interface board in which 1702A electrically programmable and erasable ROMs simulate the 4001 mask programmable ROMs provides a design tool for developing a system. This board contains one 4004, four 4002s and has provision for up to four 1702As. The board should be ordered as SIM4-01. The PROMs should be ordered separately.

#### 6. SIM4-02 Prototyping System

This board is an expanded version of the SIM4-01. It contains one 4004, four 4002s, and has provision for an additional twelve 4002s and sixteen 1702As. The board should be ordered as SIM4-02 (the type and number of PROMs and RAMs should also be indicated).

# 7. MP7-03 PROM Programmer

This is the programmer board for 1602A/1702A. The three 1702A control ROMs used with the SIM4 cards for an automatic programming system are specified by pattern numbers A0540, A0541, A0543. All items should be ordered individually.

# 8, SIM4 Hardware Assembler

Four PROMs plug into either prototyping board enabling the micro computer prototype to help program itself. To order this set of PROMs, specify pattern numbers A0740, A0741, A0742, and A0743.

# 9. SIM4 Hardware Simulator

Nine PROMs plug into the SIM4-02 to aid in debugging of programs. To order this set of PROMs, specify pattern numbers A0750 through A0758.

# 10. MCS-4 Assembler and Simulator Software Package


This software package converts a list of instruction mnemonics into machine instructions and then simulates the operation of the MCS-4 program. These programs are written in Fortran IV and are available via time-sharing service or directly from Intel.


# 11. MCB4-10 System Interconnect and Control Module

This module provides control, display and I/O interconnect capability for the SIM4-01. In addition, it provides complete interconnection between the SIM4-01 and the MP7-03. To order the interconnect module only, specify MCB4-10.

# 12. MCB4-20 System Interconnect and Control Module

This module provides control, display and I/O interconnect capability for the SIM4-02. In addition, it provides complete interconnection between the SIM4-02 and the MP7-03. To order the interconnect module only, specify MCB4-20.





# IVICO-4 INSTRUCTION SET

[Those instructions preceded by an asterisk (\*) are 2 word instructions that occupy 2 successive locations in ROM] MACHINE INSTRUCTIONS

| MNEMONIC | OPR<br>D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub>     | OPA<br>D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub>   | DESCRIPTION OF OPERATION  |
|----------|--|--|---|
| NOP      | 0 0 0 0  | 0 0 0 0  | No operation,   |
| *JCN     | 0 0 0 1<br>A <sub>2</sub> A <sub>2</sub> A <sub>2</sub> A <sub>2</sub> | C <sub>1</sub> C <sub>2</sub> C <sub>3</sub> C <sub>4</sub><br>A <sub>1</sub> A <sub>1</sub> A <sub>1</sub> A <sub>1</sub> | Jump to ROM address $A_2$ $A_2$ $A_2$ $A_2$ $A_1$ $A_1$ $A_1$ $A_1$ (within the same ROM that contains this JCN instruction) if condition $C_1$ $C_2$ $C_3$ $C_4$ (1) is true, otherwise skip (go to the next instruction in sequence). |
| *FIM     | 0 0 1 0<br>D <sub>2</sub> D <sub>2</sub> D <sub>2</sub> D <sub>2</sub> | R R R 0<br>D <sub>1</sub> D <sub>1</sub> D <sub>1</sub> D <sub>1</sub>   | Fetch immediate (direct) from ROM Data D <sub>2</sub> , D <sub>1</sub> to index register pair location RRR. <sup>(2)</sup>  |
| SRC      | 0 0 1 0  | RRR1   | Send register control. Send the address (contents of index register pair RRR to ROM and RAM at X <sub>2</sub> and X <sub>3</sub> time in the Instruction Cycle.   |
| FIN      | 0 0 1 1  | RRR <sub>0</sub>   | Fetch indirect from ROM, Send contents of index register pair location 0 out as an address, Data fetched is placed into register pair location RR R   |
| JIN      | 0 0 1 1  | R R R 1  | Jump indirect. Send contents of register pair RRR out as an address at A <sub>1</sub> and A <sub>2</sub> time in the Instruction Cycle.   |
| *JUN     | 0 1 0 0<br>A <sub>2</sub> A <sub>2</sub> A <sub>2</sub> A <sub>2</sub> | A <sub>3</sub> A <sub>3</sub> A <sub>3</sub> A <sub>3</sub><br>A <sub>1</sub> A <sub>1</sub> A <sub>1</sub> A <sub>1</sub> | Jump unconditional to ROM address A <sub>3</sub> , A <sub>2</sub> , A <sub>1</sub> .  |
| *JMS     | 0 1 0 1<br>A <sub>2</sub> A <sub>2</sub> A <sub>2</sub> A <sub>2</sub> | A <sub>3</sub> A <sub>3</sub> A <sub>3</sub> A <sub>3</sub><br>A <sub>1</sub> A <sub>1</sub> A <sub>1</sub> A <sub>1</sub> | Jump to subroutine ROM address A <sub>3</sub> , A <sub>2</sub> , A <sub>1</sub> , save old address, (Up 1 level in stack.)  |
| INC      | 0 1 1 0  | RRRR   | Increment contents of register RRRR. (3)  |
| *ISZ     | 0 1 1 1<br>A <sub>2</sub> A <sub>2</sub> A <sub>2</sub> A <sub>2</sub> | R R R R<br>A <sub>1</sub> A <sub>1</sub> A <sub>1</sub> A <sub>1</sub>   | Increment contents of register RRRR, Go to ROM address A <sub>2</sub> , A <sub>1</sub> (within the same ROM that contains this IS 2 instruction) if result #0, otherwise skip (go to the next instruction in sequence).                 |
| ADD      | 1 0 0 0  | RRRR   | Add contents of register RRRR to accumulator with carry.  |
| SUB      | 1 0 0 1  | RRRR   | Subtract contents of register RRRR to accumulator with borrow.  |
| LD       | 1 0 1 0  | RRRR   | Load contents of register RRRR to accumulator.  |
| хсн      | 1 0 1 1  | RRRR   | Exchange contents of index register RRRR and accumulator.   |
| BBL      | 1 1 0 0  | DDDD   | Branch back (down 1 level in stack) and load data DDDO to accumulator.  |
| LDM      | 1 1 0 1  | DDDD   | Load data DDDD to accumulator.  |

# INPUT/OUTPUT AND RAM INSTRUCTIONS

(The RAM's and ROM's operated on in the I/O and RAM instructions have been previously selected by the last SRC instruction executed.)

| MNEMONIC           | OPR<br>D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub> | OPA<br>D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub> | DESCRIPTION OF OPERATION  |
|--------------------|--|--|---|
| WRM                | 1 1 1 0  | 0 0 0 0  | Write the contents of the accumulator into the previously selected RAM main memory character.   |
| WMP                | 1 1 1 0  | 0 0 0 1  | Write the contents of the accumulator into the previously selected RAM output port, (Output Lines)                                      |
| WRR                | 1 1 1 0  | 0 0 1 0  | Write the contents of the accumulator into the previously selected ROM output port. (I/O Lines)   |
| WPM                | 1 1 1 0  | 0 0 1 1  | Write the contents of the accumulator into the previously selected half byte of read/write program memory (for use with 4008/4009 only) |
| WRφ <sup>(4)</sup> | 1 1 1 0  | 0 1 0 0  | Write the contents of the accumulator into the previously selected RAM status character 0.  |
| WR1 (4)            | 1 1 1 0  | 0 1 0 1  | Write the contents of the accumulator into the previously selected RAM status character 1.  |
| WR2 <sup>(4)</sup> | 1 1 1 0  | 0 1 1 0  | Write the contents of the accumulator into the previously selected RAM status character 2.  |
| wR3 <sup>(4)</sup> | 1 1 1 0  | 0 1 1 1  | Write the contents of the accumulator into the previously selected RAM status character 3.  |
| SBM                | 1 1 1 0  | 1 0 0 0  | Subtract the previously selected RAM main memory character from accumulator with borrow.  |
| RDM                | 1 1 1 0  | 1 0 0 1  | Read the previously selected RAM main memory character into the accumulator.  |
| RDR                | 1 1 1 0  | 1 0 1 0  | Read the contents of the previously selected ROM input port into the accumulator. (I/O Lines)   |
| ADM                | 1 1 1 0  | 1 0 1 1  | Add the previously selected RAM main memory character to accumulator with carry.  |
| RDφ <sup>(4)</sup> | 1 1 1 0  | 1 1 0 0  | Read the previously selected RAM status character 0 into accumulator.   |
| RD1 <sup>(4)</sup> | 1 1 1 0  | 1 1 0 1  | Read the previously selected RAM status character 1 into accumulator.   |
| RD2 <sup>(4)</sup> | 1 1 1 0  | 1 1 1 0  | Read the previously selected RAM status character 2 into accumulator,   |
| RD3 <sup>(4)</sup> | 1 1 1 0  | 1 1 1 1  | Read the previously selected RAM status character 3 into accumulator.   |

# ACCUMULATOR GROUP INSTRUCTIONS

| CLB | 1 1 1 1 | 0 0 0 0 | Clear both. (Accumulator and carry)   |
|-----|---------|---------|---|
| CLC | 1 1 1 1 | 0 0 0 1 | Clear carry.  |
| IAC | 1 1 1 1 | 0 0 1 0 | Increment accumulator.  |
| CMC | 1 1 1 1 | 0 0 1 1 | Complement carry.   |
| CMA | 1 1 1 1 | 0 1 0 0 | Complement accumulator.   |
| RAL | 1 1 1 1 | 0 1 0 1 | Rotate left, (Accumulator and carry)  |
| RAR | 1 1 1 1 | 0 1 1 0 | Rotateright, (Accumulator and carry)  |
| тсс | 1 1 1 1 | 0 1 1 1 | Transmit carry to accumulator and clear carry.  |
| DAC | 1 1 1 1 | 1 0 0 0 | Decrement accumulater.  |
| TCS | 1 1 1 1 | 1 0 0 1 | Transfer carry subtract and clear carry .   |
| STC | 1 1 1 1 | 1 0 1 0 | Set carry.  |
| DAA | 1 1 1 1 | 1 0 1 1 | Decimal adjust accumulator.   |
| КВР | 1 1 1 1 | 1 1 0 0 | Keyboard process. Converts the contents of the accumulator from a<br>one out of four code to a binary code. |
| DCL | 1 1 1 1 | 1 1 0 1 | Designate command line.   |
|     |         |         |   |

NOTES:  $^{\{1\}}$  The condition code is assigned as follows:  $C_1 = 1$  Invert jump condition  $C_2 = 1$  Jump if accumulator is zero  $C_1 = 0$  Not invert jump condition  $C_3 = 1$  Jump if carry/link is a 1

<sup>(4)</sup> Each RAM chip has 4 registers, each with twenty 4-bit characters subdivided into 16 main memory characters and 4 status characters. Chip number, RAM register and main memory character are addressed by an SRC instruction. For the selected chip and register, however, status character locations are selected by the instruction code (OPA).



 $<sup>^{(2)}</sup>$ RRR is the address of 1 of 8 index register pairs in the CPU.

 $<sup>^{(3)}</sup>$ RRRR is the address of 1 of 16 index registers in the CPU.

