AccessionIndex: TCD-SCSS-T.20220825.011

Accession Date: 25-Aug-2022 Accession By: Dr.Brian Coghlan

Object name: Intel Pentium microprocessor

Vintage: 1996

Synopsis: Pentium i166 CPU chip. P/N: FV80502166.

Description:

The Pentium was Intel's 5th generation 32-bit x86 microprocessor, introduced in 1993, instruction-set-compatible with the i80486, but with a new microprocessor architecture that Intel called their *P5* microarchitecture. It was the first superscalar x86 microarchitecture, with separate instruction and data caches, branch prediction, built-in floating-point unit, and a 64-bit external bus.

The Pentium i166 was released by Intel on 4^{th} January, 1996, designated the part number FV80502166 and sSpec number SY037 (cC0). It was the 166MHz selection of Intel's P54CS (0.35µm) variant of their P5 microarchitecture. It had a 166MHz external clock frequency, a 2.5X internal CPU clock-frequency multiplier, 8kB L1 instruction and data caches, a 66M-transactions/sec (MT/s) front-side bus (FSB), ran at 3.135–3.6 V, dissipated 14.5Watts, and had 321 pins to suit Intel's ZIF *Socket* 7.

The i166 in this Collection was removed from a working PC and replaced with an Evergreen *Spectra 333* plugin-upgrade using an AMD AMD K6-2 microprocessor. For convenience, Figures 5-16 show images of Intel's Pentium information brochure, see elsewhere in this catalog.

Many thanks to Brian Coghlan for donating this item.

The homepage for this catalog is at: https://www.scss.tcd.ie/SCSSTreasuresCatalog/ Click 'Accession Index' (1st column listed) for related folder, or 'About' for further guidance. Some of the items below may be more properly part of other categories of this catalog, but are listed here for convenience.

| Accession Index | Object with Identification |
|-----------------------------|--|
| TCD-SCSS-T.20220825.011.001 | Intel Pentium microprocessor. Pentium i166 CPU chip. P/N: |
| | FV80502166. 1996. |
| TCD-SCSS-T.20220825.011.002 | Intel Pentium microprocessor cradle. |
| TCD-SCSS-T.20220825.011.003 | Intel Pentium microprocessor heatsink. |
| TCD-SCSS-V.20220825.001 | Intel Pentium processor. Intel, information brochure about |
| | the Pentium microprocessor. 1996. |
| | |
| | |
| | |

References:

1. Wikipedia, *Pentium (original)*, see: https://en.wikipedia.org/wiki/Pentium_(original) Last browsed to on 25-Aug-2022.



Figure 1: Pentium i166 in cradle, top view




Figure 2: Pentium i166 bottom view



Figure 3: Pentium i166 heatsink



Figure 4: Pentium i166 in packaging




Figure 5: Pentium information brochure page 1



Figure 6: Pentium information brochure page 2

ntel's Pentium™ processor combines the performance traditionally associated with minicomputers and workstations with the flexibility and compatibility that characterize the personal computer platform. Designed to meet the needs of today's and tomorrow's sophisticated software applications, the Pentium processor extends the range of Intel's microprocessor architecture to new heights, blurring previous distinctions between hardware platforms and creating an entirely new realm of possibilities for notebook computers, desktop PCs, and servers.

This paper begins by presenting an overview of the Pentium processor. Afterwards, it details the key technological features that enable this Intel solution to meet the market's evolving requirements for high performance, continued software compatibility, and advanced functionality.

THE WORLD'S BEST PERFORMANCE FOR ALL PC SOFTWARE

The Pentium processor family includes the highest performing members of Intel's processor at iCOMPTM index 510\60 MHz.

Pentium processor at iCOMP index 567/66 MHz, Pentium processor at iCOMP index 735/90 MHz, and Pentium processor at iCOMP index 815\100 MHz. While incorporating new features and improvements made possible by advances in semiconductor technology, the Pentium processor is fully software compatible with previous members of the Intel microprocessor family-thereby preserving the value of users' software investments which are worth billions of dollars The Pentium processor meets the demands of computing in a number of areas: advanced UNIX*, Windows-NT*, OS/2*, Solaris* and NeXTstep*; compute-intensive graphics applications such as 3-D modeling, computeraided design/engineering (CAD/CAE), largescale financial analysis, high-throughput client/server, handwriting, and voice recognition; network applications; virtual reality; above areas; and new applications yet to be developed.

The Pentium processor family was designed using an advanced process technology and has features that are less than a micron (one-millionth of a meter) in size.

The Pentium processor (510\60, 567\66) was developed utilizing 5V, 0.8 micron technology with 3.1 million transistors, while the Pentium processor (735/90, 815/100) was designed using 3.3V, 0.6 micron technology with 3.3 million transistors

THE PENTIUM PROCESSOR:

There are a number of innovative product features that contribute to the Pentium proces sor's unique combination of high performa compatibility, data integrity and upgradability.

- Separate code and data caches
- ► Branch prediction
- ► High-performance floating-
- Enhanced 64-bit data bus
- ► Data integrity featur
- ► SL technology power management
- Multiprocessor support
- ► Performance monitoring
- ► Memory page size feature
- ► Upgradability

Figure 7: Pentium information brochure page 3

SUPERSCALAR ARCHITECTURE

he Pentium processor's superscalar architecture enables the processor to processing performance.

achieve new levels of performance

The Pentium process clock cycle. The term "superscalar" refers to a microprocessor that contains more than one execution unit. These execution units-or pipelines-are where the chip processes the data and instructions that are fed to it by the rest of the system

The Pentium processor's superscalar implementation represents a natural progression from previous generations of processors in the cessor, for example, is able to execute many of its instructions in one clock cycle, while previous generations of Intel microprocessors require multiple clock cycles to execute a

This ability to execute multiple instruc-Pentium processor's two pipelines can execute two instructions simultaneously. As with the Intel486 processor's single pipeline, the Pentium processor's dual pipelines execute integer instructions in five stages: prefetch, decode 1, decode 2, execute and write-back.

This permits several instructions to be in various stages of execution, thus increasing by creating separate on-chip code and data

The Pentium processor also uses hardwired instructions to replace many of the microcoded instructions used in previous microprocessor generations. Hardwired instructions are simple and commonly used, and can be executed by the processor's hardware without requiring microcode. This improves performance without affecting compatibility. In the case of more complex instructions, the Pentium processor's enhanced microcode further boosts performance by employing both dual integer pipelines to execute instructions.

SEPARATE CODE AND DATA CACHES

nother significant the Pentium processor's innovative on-chip cache implementation. Onchip caches increase performance by acting as tions per clock cycle is due to the fact that the temporary storage places for commonly-used instructions and data, replacing the need to go off-chip to the system's main memory to fetch information. The Intel486 microprocessor, for example, contains a single 8 Kbyte on-chip cache to handle both code and data caching functions. Intel Pentium processor

designers improved on this implementation caches. This increases performance because bus conflicts are reduced (with a single cache, conflicts can occur between instruction prefetches and data accesses) and the caches are available more often when they are needed.

The Pentium processor's code and data caches each contain 8 Kbytes of information, and both are organized as two-way set associative caches-meaning that they save time by searching only pre-specified 32-byte segments rather than the entire cache. This performance-enhancing feature is in turn sup plemented by the Pentium processor's 64-bit data bus, which ensures that the dual caches and superscalar execution pipelines are continually supplied with data.

The Pentium processor's data cache uses two other important techniques: "write-back" caching and an algorithm called the MESI (Modified, Exclusive, Shared, Invalid) protocol. The write-back method transfers data to the cache without going out to main memory (data is written to main memory only when it is removed from the cache). In contrast, previous-generation "write-through" cache implementations transfer data to the external

Figure 8: Pentium information brochure page 4




Figure 9: Pentium information brochure page 5



Figure 10: Pentium information brochure page 6



Figure 11: Pentium information brochure page 7




Figure 12: Pentium information brochure page 8




Figure 13: Pentium information brochure page 9




Figure 14: Pentium information brochure page 10




Figure 15: Pentium information brochure page 11



Figure 16: Pentium information brochure page 12