

PHILIPS

P850M/P855M

Hardware Reference Data

September 1973

A publication of:

Philips-Electrologica B.V.

Main Marketing Group OEM

P.O. Box 245 Apeldoorn, Netherlands

Copyright © by Philips-Electrologica B.V.

Printed in The Netherlands

5122 991 16902




Data
Systems

CONTENTS

Assembly Language P850M - general format	1
Assembly Language P855M - general format	2
Memory Reference Instructions	3
Register/Register Instructions	4
Constant Instructions (short format)	5
Constant Instructions (long format)	6
Shift Instructions	7
Input/Output Instructions	8
Miscellaneous Instructions	9
Addressing modes-Reference types	10
File codes	10
Directives	11
Instruction set (alphabetical)	12
P850M Memory modules	27
P855M Memory Protection	27
Dedicated memory locations	27
Program status word	28
Multiplex control words	28
Memory clear program	29
P850M/P855M object code format	30
P855M object code format	30
Backpanel P850M basic cabinet	32
P850M CPU card and P850M/P855M CU card	33
Backpanel P855M basic cabinet	34
Double cards (P855M CPU)	36
Control units status flip-flops	37
Changing the devices address	37
CU status word configuration	37
Devices and recognised commands: PTR, CR, PTP, PLOT, ASR, LP	38
DIOS and recognised commands	39
Moving head disc CU and recognised commands	40
Cassette tape CU and recognised commands	42
Fixed head disc CU and recognised commands	44
Magnetic tape CU and recognised commands	46
DMA-channel and recognised commands	48
Option card (OPTI) standard interrupt cabling	49
P855M pin board cabling	51
P855M break levels	52
Format of CPU status word	53
ASCII-code	53


ASSEMBLY LANGUAGE P850M - GENERAL FORMAT - 1)



* in operand field represents current value of location counter

1) For details, see P850M User Manual (publication number 5122 991 1453X)

ASSEMBLY LANGUAGE P855M - general format -2)




* in operand field represents current value of location counter (except when immediately after mnemonic)

2) For details, see P855M/P860M System Software Manual Paper Tape or Disc (publication number 5122 991 1155X or 5122 991 1162X)

Memory Reference Instructions

1	Op. code	R1	MD	R2	L/S	M
0	1	4 5	8 9 10 11	14 15 16	31	




P855M	P850M	OPC	*CFI	P855M	P850M	OPC	*LC	P855M	P850M	OPC	*RB	P855M	P850M	OPC
*ABI	AB	1	CW	.LD	TC	C	.LD	*RB	RB	B	*RF	RF	A	
AD	AD	2	DA	ML	-	7	*MS	*SC	TC	C	*ST	TW	0	
AN	I	4	DS	MU	-	8	SU	SU	SU	3				
C1	C1	F	DV	OR	U	5	XR	XR	X	6				
C2	C2	3	IM											
CC	-	D												

*No CR setting

Register/Register Instructions

1	Op. code	R1	MD	R2	L/S
0 1	4 5	8 9 10 11	14 15		



P855M	P850M	OPC
*ABR	AB	1
*ADR	AD	2
*ANR	I	4
*C1R	C1	F
*C2R	C2	3
*CFR	CF	E

P855M	P850M	OPC
CWR	CW	D
DAR	-	A
DSR	-	B
DVR	-	9
ECR	EC	C
IMR	IM	2


P855M	P850M	OPC
*LCR	TC	C
LDR	TW	0
MLR	-	7
*MSR	-	7
MUR	-	8
ORR	U	5
*RTN	RT	E

P855M	P850M	OPC
*SCR	TC	C
*STR	TW	0
SUR	SU	3
TM	I	4
TNM	U	6
XRR	X	6

*No CR setting

Constant instructions (short format)


0	Op. Code	R3	positive constant (K)
0 1	4 5	7 8	15



P855M	P850M	OPC
*AB	BK	1
ADK	AK	2
ANK	IK	4
*LDK	LK	0
ORK	UK	5
SUK	SK	3
XRK	XK	6

*No CR setting

Constant Instructions (long format)




16-bit positive or negative constant
 Always 0, except in CF and CCK
 Always 0000
 Mode, always 01 (RA)
 Register 0-15
 Operation code
 Instruction format

P855M	P850M	OPC	P855M	P850M	OPC
* ABL	AB	1	DVK	-	9
ADKL	AD	2	LDKL	TW	0
ANKL	I	4	*LCK	TC	C
*CF	CF	D	MLK	-	7
CWK	CW	E	MUK	-	8
DAK	-	D	ORKL	U	5
DSK	-	B	SUKL	SU	3
			XRKL	X	6

* No CR setting



Shift Instructions



P855M P850M Shift Code

DLA	-	0
DLC	-	6
DLL	-	2
*DLN	-	4
DRA	-	1
DRC	-	7
DRL	-	3
*DRN	-	5
SLA	-	0
-	LA	0
SLC	-	6
SLL	-	2
-	LL	2
SLN	-	4
SRA	-	1
-	RA	1
SRC	-	7
-	RC	7
SRL	-	3
*SRN	-	5

* No CR setting




P855M P850M¹⁾ OPC

CIO	CT	8
INR	IN	9
OTR	OT	8
RCA	-	9
RIL	RL	9
SST	SS	9
TST	TS	9
WIM	WM	8
WM2	-	8
WMP	-	8

1) Mnemonics are not recognized by the Assembler

I/O Instruction	bit
CIO Start	1 1
CIO Stop	1 0
INR	0 X
OTR	0 X
TST	1 0
SST	1 1

Miscellaneous instructions



Variable: see appropriate instruction for details

Always 000

Operation code

Instruction format

P855M P850M HEX. CODE

ENB	EN	2840
HLT	HT	207F
INH	IH	20BF
LKM	LM	control panel
RIT	RI	PFAURE
		RT clock
		prog. error/LKM
		memory protect
SMD	-	2801
		20DF
		20EF
		20FE
		20FB
		20FD

1) Mnemonics are not recognized by the Assembler

ADDRESSING MODES - REFERENCE TYPES

Mode	MD	R2	Effective Addresses	Meaning
	9	10		
RR	0	0	xxxx	R2
RA	0	1	0000	(P)
				Register-to-register (2nd operand in R2) Long constant. (word following the instruction is a 16-bit operand).
RA	0	1	≠0	(R2)
				Address in register (effective address is in R2)
DA	1	0	0000	(q)
DA	1	0	≠0	(q) + (R2)
				Address in next word Indexed address (address in next word is modified by contents of R2).
IA	1	1	0000	[(q)]
IA	1	1	≠0	[(q) + (R2)]
				Indirect address Indirect indexed address

P = instruction counter

q = contents of P (i.e. word after instruction)

R2 = bits 11 - 14 of instruction word

() = contents of

[] = indirect addressing.

FILE CODES TO BE USED WITH STANDARD SOFTWARE

a P850M File codes

- 01 = Source input file
- 02 = Listing output file
- 03 = Punch output file
- 04 = Object code input file
- 05 = Operator's typewriter

b P855M File codes - Basic

- 01 = Standard Source Input
- 02 = Standard Listing Output
- 03 = Standard Punch Output
- 04 = Standard Object Input
- 05 = Standard Operator Keyboard
- 06 = ASR Reader
- 07 = ASR Punch
- 08 = Punched Tape Reader
- 09 = Tape Punch
- 0A = Line Printer
- 0B = Card Reader
- 0C = Cassette Tape.

c P855M File codes - Disc

- 01 = Typewriter
- 02 = Print unit
- 03 = Punch unit
- D4 = /S
- D5 = /O } for DOM
- D6 = /L
- D7 = System object file
- D8 = User object file
- E0 = Control command input
- E1 = Source input
- E2 = Object input
- EF = Typewriter (display only)
- F0 - FF = Disc units

DIRECTIVES

[<ident>] \backslash DATA \backslash <data expression>[,<data expression>, ...]
(up to 16 words generated)

[<ident>] \backslash EQU \backslash <predefined expression>
 \backslash IDENT \backslash <module name>

[<ident>] \backslash END \backslash [<predefined expression>][,<symbol>]

[<ident>] \backslash RES \backslash <predefined absolute expression>

\backslash AORG \backslash <predefined absolute expression>

\backslash ORGL \backslash [<predefined relocatable expression>]

\backslash ENTRY \backslash <entry point name>[,<entry point name>, ...,

<entry point name>]

\backslash EXTRN \backslash <external name>[,<external name>, ...,

<external name>]

\backslash STAB \backslash [<internal symbol>][,<internal symbol>, ...,

<internal symbol>]

\backslash NLIST \backslash

\backslash LIST \backslash

\backslash EJECT \backslash

\backslash [IFT|IFF] \backslash <predefined absolute expression>=

<predefined absolute expression>

\backslash XIF \backslash

[<ident>] \backslash COMNL \backslash <common field definition list>

<ident> \backslash FORM \backslash <field definition>[,<field definition>, ...,

<field definition>][/<field number list>]

<ident> \backslash XFORM \backslash <FORM defined pseudo-mnemonic>,<field list>

\backslash GEN \backslash

<data expression> ::= <expression>|<character string>

<field definition> ::= <field length definition>



[=<field value definition>]






name (in alphabetical order)	mnemonic		for- mat code	L/S model (0/1) bit	function	condition register	execution time in cycles 6)		remarks
	P850M	P855M					P850M m.c.	P855M m.c.	
Absolute branch	AB	ABI	1 0001	10 0	(M) → P		7	3	bits 5-7: condition
				10 0	(M + (R2)) → P		7	3	bit 8: n.s.
				11 0	((M)) → P		9	4	
				11 0	((M + (R2))) → P		9	4	
Absolute conditional branch (with constant)	BK	AB	0 0001	- n.s.	no branch: (P) + 4 → P K → P { (q) → P }		3	1	short format
					no branch: (P) + 2 → P		3	1	
Absolute conditional branch (with constant) branch to register	AB	ABL	1 0001	01 0	KL → P		5	1	long format
	AB	ABR	1 0001	00 n.s.	no branch: (P) + 2 → P (R2) → P { ((R2)) → P }		3	1	bits 5-7: condition bit 8: n.s.
Add constant	AK	ADK	0 0010	-	no branch: (P) + 2 → P (R3) + K → R3		3	1	short; R1 = 1111;
	AD	ADKL	1 0010	01 0	(R1) + KL → R1		4	1	long system mode
Addition	AD	AD	1 0010	10 0	(R1) + (M) → R1		7	3	R1 = 1111: system mode
				10 1	(R1) + (M) → M		8	4	when /s bit = 1, R1 must be ≠ 0
				10 0	(R1) + (M + (R2)) → R1		7	3	R1 must be ≠ 0

				10 1	(R1) + (M + (R2)) → M		8	4			
				11 0	(R1) + ((M)) → R1		9	4			
				11 1	(R1) + ((M)) → M		10	5			
				11 0	(R1) + ((M + (R2))) → R1		9	4			
				11 1	(R1) + ((M + (R2))) → M		10	5			
Addition/register	AD	ADR	1 0010	00 n.s.	(R1) + (R2) → R1		4	1	when /s bit = 1, R1 must be ≠ 0;		
				01 0	(R1) + ((R2)) → R1		5	2	R1 = 1111: system mode		
Call function	CF	CFI	1 1110	01 1	(R1) + ((R2)) → (R2)		6	3	R1 = 1111: system mode		
					(P) → (R1), (R1) - 2 → R1 (PSW) → (R1), (R1) - 2 → R1 (CR) → (R1), (R1) - 2 → R1 (P) → (R1), (R1) - 2 → R1						
					then: (M) → P (M + (R2)) → P ((M)) → P ((M + (R2))) → P						
Call function/constant	CF	CF	1 1110	01 1	(P) → (R1), (R1) - 2 → R1 (PSW) → R1, (R1) - 2 → R1, KL → P (CR) → R1, (R1) - 2 → R1 (P) → R1, (R1) - 2 → R1		13	2	5	if reg. 15 = stack pointer, >128 ₁₀ → overflow	
				10 1	(M) → P		13	2	5	pointer	
				10 1	(M + (R2)) → P		15	2	6	6	>128 ₁₀ → overflow
				11 1	((M)) → P		15	2	6	6	
				11 1	((M + (R2))) → P		15	2	6	6	
							11	2	4	4	if reg. 15 = stack pointer >128 ₁₀ → overflow;
										R1 = 1111: system mode	

name (in alphabetical order)	mnemonic P850M P855M	for- mat code	L/S mode (0/1) bit	function	condition register	execution time in cycles ⁶⁾		remarks
						P850M m.c.	P855M m.c.	
Call function/register	CF	1	1110	(P) → (R1), (R1) - 2 → R1 (PSW) → (R1), (R1) - 2 → R1 (CR) → (R1), (R1) - 2 → R1 (P) → (R1), (R1) - 2 → R1 then: (R2) → P ((R2)) → P				if reg. 15 = stack pointer, > 128 ₁₀ : overflow R1 = 1111: system mode
Compare characters	-	CC	1 1101	10 1 (R1)r ÷ (M) l/r → CR 10 1 (R1)r ÷ (M + (R2)) l/r → CR 11 1 (R1)r ÷ (M) l/r → CR 11 1 (R1)r ÷ (M + (R2)) l/r → CR				R1 = 1111: system mode
Compare characters register/register	-	CCR	1 1101	01 1 (R1)r ÷ ((R2)) l/r → CR				R1 = 1111: system mode
Compare character with constant	-	CCK	1 1101	01 1 (R1)r ÷ KLI → CR				R1 = 1111: system mode
Compare words	CW	1	1101	10 0 (R1) ÷ (M) → CR 10 0 (R1) ÷ (M + (R2)) → CR 11 0 (R1) ÷ (M) → CR		7 7 9	3 3 4	R1 = 1111: system mode

Compare words	CW	1	1101	00 n.s. (R1) ÷ ((M + (R2))) → CR 01 0 (R1) ÷ (R2) → CR 01 0 (R1) ÷ ((R2)) → CR		9 4 5	4 1 2	R1 = 1111: system mode
Compare word with constant	CW	1	1101	01 0 (R1) ÷ KL → CR		5	2	R1 = 1111: system mode
Control Input/Output	CT	0	1000	- Start (bit 9=1) or stop (bit 9=0) any I/O operation		4	3	bit 8 = 1 system mode
Divide	-	DV	1 1001	10 0 (A1, A2) / (M) → A2 A1 10 0 (A1, A2) / (M + (R2)) → A2 A1 11 0 (A1, A2) / ((M)) → A2 A1 11 0 (A1, A2) / ((M + (R2))) → A2 A1	quotient remainder			
Divide by constant	-	DVK	1 1001	01 0 (A1, A2) / KL → A2 A1	quotient remainder			
Divide registers/registers	-	DVR	1 1001	00 0 (A1, A2) / (R2) → A2 A1 01 0 (A1, A2) / ((R2)) → A2 A1	quotient remainder			
Double Add	-	DA	1 1010	10 0 (M, M + 1) + (A1, A2) → A1, A2 10 0 (M + (R2), M + (R2) + 1) + (A1, A2) → A1, A2 11 0 ((M), (M) + 1) + (A1, A2) → A1, A2 11 0 ((M + (R2)), ((M + (R2) + 1) + (A1, A2)) → A1, A2				

name (in alphabetical order)	mnemonic		for- mat code	L/S mode (0/1) bit	function	condition register	execution time in cycles ^{b)}		remarks	
	P850M	P855M					m.c.	m.c.		
Double add registers/ registers	-	DAR	1 1010	00	$(R2, R2 + 1) + (A1, A2) \rightarrow A1, A2$		-	3	1	
Double add with constant	-	DAK	1 1010	01	$((R2), (R2 + 1)) + (A1, A2) \rightarrow A1, A2$		-	1	3	
Double subtract	-	DS	1 1011	10	$KL + (A1, A2) \rightarrow A1, A2$ $(A1, A2) - (M, M + 1) \rightarrow A1, A2$		-	1	4	
				10	$(A1, A2) - (M + (R2), M + (R2) + 1) \rightarrow A1, A2$		-	1	4	
				11	$(A1, A2) - ((M), (M) + 1) \rightarrow A1, A2$		-	1	5	
Double subtract registers/registers	-	DSR	1 1011	00	$(A1, A2) - ((M + (R2)), (M + (R2) + 1)) \rightarrow A1, A2$		-	3	1	
Double subtract with constant	-	DSK	1 1011	01	$(A1, A2) - ((R2), (R2 + 1)) \rightarrow A1, A2$		-	1	3	
Double left and normalize shift	-	DLN	1 0111	-	$(A1, A2) - KL \rightarrow A1, A2$		-	$(1.5 \cdot \frac{n}{2})$	1	bits 8-10: 100 bits 11-14: R2; bit 15: n.s.
Double left arithmetic shift	-	DLA	0 0111	-			-	$(1.5 \cdot \frac{n}{2})$	1	bits 8-10: 000
Double left circular shift	-	DLC	0 0111	-			-	$(1.5 \cdot \frac{n}{2})$	1	bits 8-10: 110

Double left logical shift	-	DLL	0 0111	-			-	$(1.5 \cdot \frac{n}{2})$	1	bits 8-10: 010
Double right and normalize shift	-	DRN	0 0111	-			-	$(1.5 \cdot \frac{n}{2})$	1	bits 8-10: 101 bits 11-14: R2; bit 15: n.s.
Double right arithmetic shift	-	DRA	0 0111	-			-	$(1.5 \cdot \frac{n}{2})$	1	bits 8-10: 001
Double right circular shift	-	DRC	0 0111	-			-	$(1.5 \cdot \frac{n}{2})$	1	bits 8-10: 111
Double right logical shift	-	DRL	0 0111	-			-	$(1.5 \cdot \frac{n}{2})$	1	bits 8-10: 011
Enable interrupt	EN?	ENB	0 0101	-	machine status = 'permit interrupt'		4	1	1	bits 8-15: 01000000
Exchange characters register/register	EC	ECR	1 1100	00	$(R2) \rightarrow (R1)r, (R2)r \rightarrow (R1)$		3	5	1	R1 = 1111; system mode
Exclusive OR	X	XR	0110	10	$(R1) \vee (M) \rightarrow R1$		7	3	3	R1 = 1111; system mode
				10	$(R1) \vee (M) \rightarrow M$		8	4	4	
				10	$(R1) \vee (M + (R2)) \rightarrow R1$		7	3	3	
				10	$(R1) \vee (M + (R2)) \rightarrow M + (R2)$		8	4	4	
				11	$(R1) \vee ((M)) \rightarrow R1$		9	4	4	
				11	$(R1) \vee ((M)) \rightarrow (M)$		10	5	5	
				11	$(R1) \vee ((M + (R2))) \rightarrow R1$		9	4	4	
				11	$(R1) \vee ((M + (R2))) \rightarrow (M + (R2))$		10	5	5	

name (in alphabetical order)	mnemonic		for- mat	OP- code	L/S mode (0/1) bit	function	condition register	execution time in cycles		remarks	
	P850M	P855M						P850M m.c.	P855M m.c.		
Exclusive OR register/register	X	XRR	1	0110	00	$(R1) \nabla (R2) \rightarrow R1$		4	1	2	R1 = 1111: system mode
					01	$(R1) \nabla (R2) \rightarrow R1$		5		2	
					01	$(R1) \nabla (R2) \rightarrow R2$	1)	6		3	
Exclusive OR with constant	XK	XRK	0	0110	-	$(R3)_{8-15} \nabla K \rightarrow R3_{8-15}$		4	1	1	short: R1 = 1111: system mode
Exclusive OR with constant	X	XRKL	1	0110	01	$(R1) \nabla KL \rightarrow R1$		5		2	long: R1 = 1111: system mode
Halt	HT ⁷⁾	HLT	0	0100	-	machine \rightarrow 'halt' mode	3)	4	1	1	bits 8-15: 01111111; system mode
Increment Memory	IM	IM	1	0010	10	$(M) + 1 \rightarrow M$		8		4	bits 5-8: 0000
					10	$(M + (R2)) + 1 \rightarrow M$		8		4	
					11	$(M + 1) + 1 \rightarrow M$	2)	10		5	
					11	$(M + (R2)) + 1 \rightarrow (M + (R2))$		10		5	
Increment memory/ register	IM	IMR	1	0010	01	$((R2)) + 1 \rightarrow R2$		6		3	bits 5-8: 0000
Inhibit interrupt	IH ⁷⁾	INH	0	0100	-	machine status = 'prohibit all interrupts'	3)	4	1	1	bits 8-15: 10111111 system mode
Input to register	IN ⁷⁾	INR	0	1001	-	word/character from device \rightarrow R3	5)	4		3	bit 8 = 0: system mode

Link to monitor	LM ⁷⁾	LKM	0	0101	-	user mode \rightarrow system mode		4	1	1	bits 8-15: 00000100
Load character	TC	LC	1	1100	10	$(M) /r \rightarrow R1r$		7		3	R1 = 1111: system mode
					10	$(M + (R2)) /r \rightarrow R1r$	3)	7		3	R1 must be = 0
					11	$((M)) /r \rightarrow R1$		9		4	
Load character/constant	TC	LCK	1	1100	01	$((M + (R2)) /r \rightarrow R1r$		9		4	
Load character/register	TC	LCR	1	1100	01	$KL /r \rightarrow R1r$		5		2	R1 = 1111: system mode
Load constant	LK	LDK	0	0000	-	$((R2)) /r \rightarrow R1r$		5		2	R1 = 1111: system mode
					-	$K \rightarrow R3_{8-15}, 0 \rightarrow R3_{0-7}$	3)	4	1	1	short: R1 = 1111: system mode
	TW	LDKL	1	0000	01	$KL \rightarrow R1$		5		2	long: R1 = 1111: system mode
Load register	TW	LD	1	0000	10	$(M) \rightarrow R1$		7		3	R1 = 111: system mode
					10	$(M + (R2)) \rightarrow R1$		7		3	
					11	$((M)) \rightarrow R1$		9		4	
Load register/register	TW	LDR	1	0000	00	$((M + (R2))) \rightarrow R1$	1)	9		4	
					n.s.	$(R2) \rightarrow R1$		4	1	1	R1 = 1111: system mode
					01	$((R2)) \rightarrow R1$		5		2	
Logical AND	I	AN	1	0100	10	$(A15) + 2 \rightarrow A15, ((A15)) \rightarrow R1$		6	1	2	system mode
					10	$(R1) \wedge (M) \rightarrow R1$		7		3	R1 = 1111: system mode
					10	$(R1) \wedge (M) \rightarrow M$		8		4	
					10	$(R1) \wedge (M + (R2)) \rightarrow R1$		7		3	
					10	$(R1) \wedge (M + (R2)) \rightarrow M + (R2)$		8		4	

name (in alphabetical order)	mnemonic		for- mat	OP- code	L/S mode (0/1) bit	function	condition register	execution time in cycles 6)		remarks
	P850M	P855M						P850M	P855M	
					11 0	$(R1) \wedge (M) \rightarrow R1$		9	4	
					11 1	$(R1) \wedge (M) \rightarrow (M)$		10	5	
					11 0	$(R1) \wedge (M + (R2)) \rightarrow R1$		9	4	
					11 1	$(R1) \wedge (M + (R2)) \rightarrow (M + (R2))$		10	5	
Logical AND register/register	I	ANR	1	0100	00 0	$(R1) \wedge (R2) \rightarrow R1$		4	1	R1 = 1111: system mode
					01 0	$(R1) \wedge (R2) \rightarrow R1$		5	2	
					01 1	$(R1) \wedge (R2) \rightarrow (R2)$		6	3	
Logical AND with constant	IK	ANK	0	0100	-	$(R3_{8-15} \wedge K \rightarrow R3_{8-15})$		4	1	short: R1 = 1111: system mode
	I	ANKL	1	0100	01 0	$(R1) \wedge KL \rightarrow R1$	> 1)	5	2	long:
Logical OR	U	OR	1	0101	10 0	$(R1) \vee (M) \rightarrow R1$		7	3	R1 = 1111: system mode
					10 1	$(R1) \vee (M) \rightarrow M$		8	4	R1 = 1111: system mode
					10 0	$(R1) \vee (M + (R2)) \rightarrow R1$		7	3	
					10 1	$(R1) \vee (M + (R2)) \rightarrow M + (R2)$		8	4	
					11 0	$(R1) \vee (M) \rightarrow R1$		9	4	
					11 1	$(R1) \vee (M) \rightarrow (M)$		10	5	
					11 0	$(R1) \vee (M + (R2)) \rightarrow R1$		9	4	
					11 1	$(R1) \vee (M + (R2)) \rightarrow (M + (R2))$		10	5	

Logical OR register/register	U	ORR	1	0101	00 0	$(R1) \vee (R2) \rightarrow R1$		4	1	R1 = 1111: system mode
					01 0	$(R1) \vee (R2) \rightarrow R1$		5	2	
Logical OR with constant	UK	ORK	0	0101	01 1	$(R1) \vee (R2) \rightarrow (R2)$		6	3	
Logical OR with constant	U	ORKL	1	0101	01 0	$(R1) \vee KL \rightarrow R1$		4	1	short: R1 = 1111: system mode
Multiple load	-	ML	1	0111	10 0	$(M) \dots (M + n) \rightarrow A1 \dots An$		5	2	long: R1 = 1111: system mode
					10 0	$(M + (R2)) \dots (M + (R2) + n) \rightarrow A1 \dots An$		-	-	mode
					11 0	$((M)) \dots ((M) + n) \rightarrow A1 \dots An$		-	-	*3+(n-1) bits 5-8: n
Multiple load/constant	-	MLK	1	0111	11 0	$((M + (R2))) \dots ((M + (R2)) + n) \rightarrow A1 \dots An$		-	-	**4+(n-1)
Multiple load/register	-	MLR	1	0111	01 0	$KL1, KL2, \dots, KLn \rightarrow A1, A2, \dots, An$		-	-	n = 1111: system mode
					01 0	$((R2)) \rightarrow A1; ((R2) + 2) \rightarrow A2; \dots;$		-	-	n = 1111: system mode
						$((R2) + 2n-2) \rightarrow An$	1)	-	-	bits 5-8: n.
					-	$(A15) + 2n \rightarrow A15; ((A15)) \rightarrow A1;$		-	1	system mode;
						$((A15) - 2) \rightarrow A2; \dots;$		-	-	bits 5-8: n
						$((A15) - 2n + 2) \rightarrow An$		-	-	
Multiple store	-	MS	1	0111	10 1	$A1 \dots An \rightarrow M \dots M + n$		-	n	n = 1111: system mode;
					10 1	$A1 \dots An \rightarrow M + (R2) \dots M + (R2) + n$	3)	-	n	bits 5-8: n
					11 1	$A1 \dots An \rightarrow (M) \dots (M) + n$		-	n	
					11 1	$A1 \dots An \rightarrow (M + (R2)) \dots (M + (R2)) + n$		-	n	

name (in alphabetical order)	mnemonic		for- mat	OP- code	L/S mode (0/1) bit	function	condition register	execution time in cycles ⁶⁾		remarks
	P850M	P855M						P850M	P855M	
Multiple store/register	-	MSR	1	0111	01	(A1) → (R2); (A2) → (R2) + 2;; (An) → (R2) + 2n - 2 (A1) → (A15); (A2) → (A15) - 2n + 2; (An) → (A15) - 2n + 2; (A15) - n → (A15)		n	n+1	n = 1111: system mode; bits 5-8: n pointer 128 ₁₀ : stack overfl. bits 5-8: n; system mode ✓
Multiply	-	MU	1	1000	10	(A2) × (M) → A1, A2 (A2) × (M + (R2)) → A1, A2 (A2) × ((M)) → A1, A2 (A2) × ((M + (R2))) → A1, A2		8.5	3	
Multiply registers/registers	-	MUR	1	1000	00	(A2) × (R2) → A1, A2 (A2) × ((R2)) → A1, A2 (A2) × KL → A1, A2		8.5	2	
Multiply with constant	-	MUK	1	1000	01	(M) → R1		7	3	R1 = 1111: system mode
One's complement	C1	C1	1	1111	10	(M) → M (M + (R2)) → R1 (M + (R2)) → M + (R2) ((M)) → R1 ((M)) → (M)		8	4	
					10			7	3	
					10			8	4	
					11			9	4	
					11			10	5	

					11	0	((M + (R2))) → R1		9	4	
One's Complement register/register	C1	C1R	1	1111	00	n.s.	((M + (R2))) → (M + (R2)) (R2) → R1 (R2) → R1 (R2) → (R2)		10	5	
Output from register	OT	OTR	0	1000	-	-	word/character from R3 → device		4	1	when l/s bit = 0, R1 must be ≠ 0;
Read channel address	-	RCA	0	1001	-	-	channel number causing MIOB interrupt request → R3		5	2	R1 = 1111: system mode
Read interrupt lines	RL	RIL	0	1001	-	-	State interrupt lines → R3		6	3	R1 = 1111: system mode bit 8 = 0: system mode bits 8-15: 01000000; system mode
Relative backwards conditional branch	RB	RB	0	1011	-	0	(P) → displ. → P (branch effective) (P) → P (no branch)		4	2	bits 8-15: 00000000; system mode
Relative forward conditional branch	RF	RF	0	1010	-	0	(P) + displ. → P (branch effective) (P) → P (no branch)		4	1	bits 5-7: condition bits 8-14: displ.; bit 15: n.s.
Reset internal interrupt	RI ⁷⁾	RIT	0	0100	-	1	to clear internal interrupt bits		3	1	bits 5-7: condition bits 8-14: displ.; bit 15: n.s.
Return from Function	RT	RTN	1	1110	01	0	(R2) + 4 → R2; ((R2)) → P; ((R2) - 2) → PSW		4	1	bits 8, 9, 15: 1; bits 10-14: D.A.; system mode
Send status	SS ⁷⁾	SST	0	1001	-	-	status character/word from device → R3		4	3	*reloaded from stack; R2 = 1111: system mode bits 8-9: 11; system mode

name (in alphabetical order)	mnemonic		for- mat code	L/S mode (0/1) bit	function	condition register	execution time in cycles ϕ		remarks
	P850M	P855M					P850M	P855M	
Set mode	-	SMD	0 0101	-	system mode \rightarrow user mode	3)	m.c.	1	bits 8-15: 00000001
Single left and normalize shift	-	SLN	0 0111	-			$(1.5 \cdot \frac{n}{2})$	1	bits 8-10: 100;
Single left arithmetic shift	-	SLA	0 0111	-		2)	$(1.5 \cdot \frac{n}{2})$	1	bits 11-14: R2; bit 15: n.s. bits 8-10: 000
Single left circular shift	-	SLC	0 0111	-				*	bits 8-10: 110
Single left logical shift	-	SLL	0 0111	-		1)	$(1.5 \cdot \frac{n}{2})$	1	$\ast(2+\frac{1}{2}n+\frac{1}{2})$ bits 8-10: 010
Single right and normalize shift	-	SRN	0 0111	-		3)	$(1.5 \cdot \frac{n}{2})$	1	bits 8-10: 101
Single right arithmetic shift	-	SRA	0 0111	-			$(1.5 \cdot \frac{n}{2})$	1	bits 11-14: R2; bit 15: n.s. bits 8-10: 001
Single right circular shift	-	SRC	0 0111	-		1)	$(1.5 \cdot \frac{n}{2})$	1	bits 8-10: 111
Single right logical shift	-	SRL	0 0111	-			$(1.5 \cdot \frac{n}{2})$	1	bits 8-10: 011

Store character	TC	SC	1 1100	10	1	$(R1)r \rightarrow (M) r/l$	8	4	R1 = 1111: system mode R1 must be $\neq 0$
				10	1	$(R1)r \rightarrow (M + (R2)) r/l$	8	4	
				11	1	$(R1)r \rightarrow (M) r/l$	10	5	
Store character/register	TC	SCR	1 1100	01	1	$(R1)r \rightarrow ((M + (R2))) r/l$	10	5	
Store register	TW	ST	1 0000	10	1	$(R1)r \rightarrow (R2) r/l$	6	3	R1 = 1111: system mode
				10	1	$(R1) \rightarrow M$	8	1	R1 = 1111: system mode
				10	1	$(R1) \rightarrow M + (R2)$	8	1	
				11	1	$(R1) \rightarrow (M)$	10	1	
				11	1	$(R1) \rightarrow ((M + (R2)))$	10	1	
Store register/register	TW	STR	1 0000	01	1	$(R1) \rightarrow (R2)$	6	1	R1 = 1111: system mode
				01	1	$(R1) \rightarrow (A15); (A15) - 2 \rightarrow A15$	6	1	R1 = 1111: system mode if pointer 128 ₁₀ : stack overflow
Subtract constant	SK	SUK	0 0011	-	-	$(R3) - K \rightarrow R3$	4	1	short: R1 = 1111: system mode
Subtract constant	SU	SUKL	1 0011	01	0	$(R1) - KL \rightarrow R1$	5	2	long: R1 = 1111: system mode
Subtract register/register	SU	SUR	1 0011	00	n.s.	$(R1) - (R2) \rightarrow R1$	4	1	when /s bit = 1, R1 must be $\neq 0$; R1 = 1111:
				01	0	$(R1) - ((R2)) \rightarrow R1$	5	2	system mode
				01	1	$(R1) - ((R2)) \rightarrow (R2)$	6	3	
Subtract word	SU	SU	1 0011	10	0	$(R1) - (M) \rightarrow R1$	7	3	R1 = 1111: system mode
				10	1	$(R1) - (M) \rightarrow M$	8	4	when /s bit = 1,
				10	0	$(R1) - (M + (R2)) \rightarrow R1$	7	3	R3 must be $\neq 0$

name (in alphabetical order)	mnemonic		for- mat	OP- code	L/S mode (0/1) bit	function	condition register	execution time in cycles			remarks
	P850M	P855M						6)			
								P850M	P855M		
								m.c.	l.c.	m.c.	
				10	1	(R1) - (M + (R2)) → M + (R2)		8		4	
				11	0	(R1) - ((M)) → R1		9		4	
				11	1	(R1) - ((M)) → (M)		10		5	
				11	0	(R1) - ((M + (R2))) → R1		9		4	
				11	1	(R1 - ((M + (R2)))) → (M + (R2))		10		5	
Test mask	I	TM	1	0100	00	[(R1) ∧ (R2)] ÷ 0 → CR	1)	4	1	1	R1 = 1111: system mode
Test not mask	U	TNM	1	0110	00	[(R1) ∨ (R2)] ÷ 0 → CR		4	1	1	R1 = 1111: system mode
Test status	TS 7)	TST	0	1001	-	test DCU 'ready state'	5)	4		3	bits 8-9: 10; system mode
Two's complement	C2	C2	1	0011	10	0 - (M) → M		8		4	bits 5-8: 0000
					10	0 - (M + (R2)) → M + (R2)	2)	8		4	
					11	0 - ((M)) → (M)		10		5	
					11	0 - ((M + (R2))) → (M + (R2))		10		5	
Two's complement/register	CR	C2R	1	0011	01	0 - ((R2)) → (R2)		6		3	bits 5-8: 0000
Write interrupt mask	W 7)	WIM	0	1000	-	(R3) → mask register	3)	4	2	1	bits 8-15: 00000000 system mode
Write mask protection	-	WMP	0	1000	-	(R3) → M.P. key register		-	2	1	bits 8-15: 01000000; system mode
Write mask protection no.2		WM2	0	1000	-	(R3) → M.P. key register		-	2	1	bits 8-15: 11000000; s.m.

NOTES FOR INSTRUCTION SET

Condition register

- CR=0 if result = 0
1 if result > 0
2 if result < 0
- CR=0 if result = 0
1 if result > 0
2 if result < 0
3 if overflow
- CR unchanged
- CR=0 if a = b
1 if a > b
2 if a < b
- CR=0 if command accepted
1 if command not accepted
3 if device address unknown

6) Execution times in microseconds

	P850M	P855M
mc (memory cycle)	1.6	0.84
lc (logic cycle)	-	0.72

Mnemonics are not recognized by the Assembler.

P850M MEMORY MODULES

- 0000-03FE: MM0
- 0400-07FE: MM1
- 0800-0BFE: MM2
- 0C00-0FFE: MM3

P855M MEMORY PROTECTION

If a certain bit is set, the corresponding memory area is protected.


MK1

MK2


bit	memory area	module	bit	memory area	module
15	0000 - 07FE	MM0	15	8000 - 87FE	MM4
14	0800 - 0FFE		14	8800 - 8FFE	
13	1000 - 17FE		13	9000 - 97FE	
12	1800 - 1FFE		12	9800 - 9FFE	
11	2000 - 27FE	MM1	11	A000 - A7FE	MM5
10	2800 - 2FFE		10	A800 - AFFE	
9	3000 - 37FE		9	B000 - B7FE	
8	3800 - 3FFE		8	B800 - BFFE	
7	4000 - 47FE	MM2	7	C000 - C7FE	MM6
6	4800 - 4FFE		6	C800 - CFFE	
5	5000 - 57FE		5	D000 - D7FE	
4	5800 - 5FFE		4	D800 - DFFE	
3	6000 - 67FE	MM3	3	E000 - E7FE	MM7
2	6800 - 6FFE		2	E800 - EFFE	
1	7000 - 77FE		1	F000 - F7FE	
0	7800 - 7FFE		0	F800 - FFFE	

DEDICATED MEMORY LOCATIONS

Hexa address




PROGRAM STATUS WORD P850M/P855M




MULTIPLEX CONTROL WORDS

1st word



2nd word



MEMORY CLEAR PROGRAM

This program puts the contents of A2 in the memory location X'40' upto the address given in A3.

address	code	mnemonic P850M	mnemonic P855M
0	822D	TW A2,RA,A3,S	STR A2,A3
2	1B02	SK A3,2	SUK A3,2
4	5C06	RB 4,6	RB(4) *-4
6	207F	HT	HLT

This program puts the contents of A1 in the memory locations /4C upto the address given in A3.

P850M			P855M		
40	024C	LK A2,/4C	LDK	A2,/4C	
42	8129	TW A1,RA,A2,S	LAB	STR	A1,A2
44	1202	AK A2,2		ADK	A2,2
46	EA0C	CW A2,RR,A3		CWR	A2,A3
48	5A08	RB 2,8		RB(2)	LAB
4A	207F	DATA /207F		HLT	
4C					

Powers of 16

16^n	n
1	0
16	1
256	2
4 096	3
65 536	4
1 048 576	5
16 777 216	6
268 435 456	7
4 294 967 296	8
68 719 476 736	9
1 099 511 627 776	10
17 592 186 044 416	11
281 474 976 710 656	12
4 503 599 627 370 496	13
72 057 594 037 927 936	14
1 152 921 504 606 846 976	15
18 446 744 073 709 551 616	16

Powers of 2


2^n	n
256	8
512	9
1 024	10
2 048	11
4 096	12
8 192	13
16 384	14
32 768	15
65 536	16
131 072	17
262 144	18
524 288	19
1 048 576	20
2 097 152	21
4 194 304	22
8 388 608	23
16 777 216	24

P850M/P855M OBJECT CODE FORMAT

Program identification

IDENT - program name - line feed - X off - carriage return.


Code cluster



= 0: address is absolute
= 1: address is relative

P855M only

END/START cluster




= 0: start address absolute
= 1: start address relative

even number of characters
indicates number of errors
in binary

P855M OBJECT CODE FORMAT

Entry point names cluster




NC = number of characters
of entry point name
n.s. = not significant

External reference names cluster


Same format as 'Entry point names cluster'.

BLOCK data cluster



NC = number of characters of the symbol (3 bits)
n.s. = not significant.


Internal modification cluster



= 0: address absolute
= 1: address relative

maximum number of code words: 16

Entry point definition cluster






NC = number of characters
of entry point name
R = 0: absolute entry point
= 1: relative entry point
S = 1 if entry point name =
internal symbol table name.


COMMON length definition cluster

Same format as 'Entry point definition cluster'.


BACKPANEL P850M BASIC CABINET


















































P850M CPU CARD AND P850M/P855M CU CARD







indication of location:



TORO



DOUBLE CARDS (P855M CPU)




CONTROL UNITS

Status flip-flops

	F0	F1
INCT	0	0
EX	0	1
EXCH	1	1
WST	1	0

CHANGING THE DEVICE ADDRESS

The device address on a C.U. card may be altered by means of jumpers.



Example for device address 0001.

C.U. STATUS WORD CONFIGURATION

Bit	Description	CU									
		ASR	CR	MHD	LP	TP	PTR	CASS Tape	PLOT	FHD	MT
0	-										
1	ready			x				x			x
2	rewind										x
3	tape mark has been read										x
4	EOT							x			
5	on cylinder load point			x							x
6	seek error			x							
	write unable							x			x
7	A or B side							x			
8	Device Address							x		x	
9	Device Address			x				x		x	
10	EOT							x	x		
	tape low					x					
11	Program error			x				x	x	x	x
12	Incorrect length		x	x				x		x	x
	Y limit overpass								x		
13	Parity error							x			
	Data fault		x	x						x	x
14	throughput error	x	x	x			x	x		x	x
15	not operable	x	x	x	x	x	x	x	x	x	x

ASR I/O typewriter TP tape punch PLOT plotter
 CR card reader PTR punched tape reader FHD fixed head disc
 MHD moving head disc CASS cassette tape MT magnetic tape
 LP line printer

DEVICES AND RECOGNIZED COMMANDS

PTR	OR	PLOT PTP	ASR	LP	Recognised Command	Format 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15	Meaning
x			x	x	TST	0 1 0 0 1 R3 1 0 D A	Test status DA = Device Address R3 = register into which status is loaded.
x	x	x	x	x	CIO start (read a card for CR)	0 1 0 0 0 R3 1 1 D A 15 Register indicated in R3	R3 only significant for ASR bit 15 = 1 start input bit 15 = 0 start output
x	x	x	x	x	CIO stop	0 1 0 0 0 R3 1 0 D A	Stop input R3 not significant
x	x		x		INR	0 1 0 0 1 R3 0 X D A	Input to register indicated in R3 field. X: not significant
x	x	x	x	x	SST	0 1 0 0 1 R3 1 1 D A	Send status The status word of the control unit is sent to the register indicated in R3 field.
		x	x	x	OTR	0 1 0 0 0 R3 0 X D A R3 Formats 8 9 10 11 12 13 14 15 1 1 X 0 Chan. Nr. 8 9 10 11 12 13 14 15 1 1 X 1 Nr. of lines 0 0 0 0 1 0 1 0 0 0 0 0 1 1 0 0 0 0 0 0 1 1 0 1	Output from the register indicated in R3 field to CU Advance till given channel Skip the given number of lines Paper feed and carriage return Form feed and carriage return Carriage return

DIOS

Recognised Commands	Format 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15	Meaning
OTR	0 1 0 1 0 0 0 R3 0 0 W A CUA	Output data word R3 = register from which data is read CUA = CU address WA = Word address 00 = word A 01 = word B 10 = word C 11 = word D
INR	0 1 0 1 0 0 1 R3 0 0 W A CUA	Input data word R3 = register into which data is loaded CUA = CU address WA = word address (see above)
INR	0 1 0 1 0 0 1 R3 0 1 W A CUA	Input word address R3 = register into which the address is loaded CUA = CU address WA = not significant
	Format of R3 0 12 15 A B C D	A one-bit in field 12-15 indicates that the corresponding word is active.

MOVING HEAD DISC CU

Recognised Commands	Format 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 0 5 8 10 12 15 0 1 0 0 0 R3 1 1 1 D N CUA	Start an Operation DN = Device number 00 or 01 CUA = Control Unit address R3 = specifies the command
CIO start general		
Seek command	R3 Formats 0 4 5 13 14 15 n.s. D S 1 0	move the head to another cylinder D = difference between cylinder number S = direction of motion 1 = forward 0 = reverse
Seek to zero command	0 14 15 0 1 1	move heads to cylinder 00
Write a sector	0 9 14 15 S A 0 1	Start a write operation on the sector address on the BOU lines on the cylinder of the moment. SA = Sector Address 0-31
Read a sector	0 9 14 15 S A 0 0	Start a read operation on the sector which is addressed on the BOU lines on the cylinder of the moment SA = Sector Address 0-31

MOVING HEAD DISC CU (CONTINUED)

Recognised Commands	Format 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 0 1 5 8 12 15 0 1 0 0 1 R3 1 1 0 X CUA	Meaning Exchange status between CU and CPU CUA = CU address X = not significant R3 = specifies register into which status is loaded (see status word).
SST		
CIO Stop	0 1 5 8 10 12 15 0 1 0 0 0 R3 1 0 DN CUA	Stop data transfer R3 = not significant DN = Device number CUA = CU address
TST	0 1 5 8 10 12 15 0 1 0 0 1 R3 1 0 0 X CUA	Test status of CU CUA = CU Address R3 = register into which status is loaded.

CASSETTE TAPE CU

Recognised Commands	<p>Format</p> <table border="1"> <tr> <td>0</td><td>1</td><td>2</td><td>3</td><td>4</td><td>5</td><td>6</td><td>7</td><td>8</td><td>9</td><td>10</td><td>11</td><td>12</td><td>13</td><td>14</td><td>15</td> </tr> <tr> <td>0</td><td>1</td><td></td><td></td><td>5</td><td></td><td>8</td><td>10</td><td>12</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td> </tr> <tr> <td></td><td></td><td></td><td></td><td></td><td>R3</td><td>1</td><td>0</td><td>D</td><td>N</td><td></td><td></td><td></td><td></td><td></td><td>CUA</td> </tr> </table>	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	0	1			5		8	10	12													R3	1	0	D	N						CUA	<p>Meaning</p> <p>Test status CUA = CU address DN = Device number (00-11) R3 = register into which status is loaded</p>																																												
0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15																																																																															
0	1			5		8	10	12																																																																																						
					R3	1	0	D	N						CUA																																																																															
TST																																																																																														
CIO Start	<p>Format</p> <table border="1"> <tr> <td>0</td><td>1</td><td></td><td></td><td>5</td><td></td><td>8</td><td>10</td><td>12</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td> </tr> <tr> <td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>R3</td><td>1</td><td>1</td><td>D</td><td>N</td><td></td><td></td><td></td><td></td><td></td><td>CUA</td> </tr> </table> <p>R3 contents</p> <table border="1"> <tr> <th>bit number</th> <th>12</th> <th>13</th> <th>14</th> <th>15</th> <th>Command</th> </tr> <tr> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>Lock/unlock</td> </tr> <tr> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>Erase forward</td> </tr> <tr> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>0</td> <td>Backwards space block</td> </tr> <tr> <td>0</td> <td>0</td> <td>1</td> <td>1</td> <td>0</td> <td>Forward space block</td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> <td>1</td> <td>1</td> <td>Write a block forward</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>Read a block forward</td> </tr> <tr> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>Rewind at fast speed</td> </tr> <tr> <td>1</td> <td>0</td> <td>1</td> <td>0</td> <td>0</td> <td>Search tape mark backwards</td> </tr> <tr> <td>1</td> <td>0</td> <td>1</td> <td>1</td> <td>1</td> <td>Search tape mark forward</td> </tr> </table>	0	1			5		8	10	12								0	1	0	0	0	R3	1	1	D	N						CUA	bit number	12	13	14	15	Command	0	0	0	0	0	Lock/unlock	0	0	0	1	0	Erase forward	0	0	1	0	0	Backwards space block	0	0	1	1	0	Forward space block	0	1	0	1	1	Write a block forward	0	1	1	1	1	Read a block forward	1	0	0	0	0	Rewind at fast speed	1	0	1	0	0	Search tape mark backwards	1	0	1	1	1	Search tape mark forward	<p>Start command CUA = CU address DN = Device number R3 = register specifying the command.</p>
0	1			5		8	10	12																																																																																						
0	1	0	0	0	R3	1	1	D	N						CUA																																																																															
bit number	12	13	14	15	Command																																																																																									
0	0	0	0	0	Lock/unlock																																																																																									
0	0	0	1	0	Erase forward																																																																																									
0	0	1	0	0	Backwards space block																																																																																									
0	0	1	1	0	Forward space block																																																																																									
0	1	0	1	1	Write a block forward																																																																																									
0	1	1	1	1	Read a block forward																																																																																									
1	0	0	0	0	Rewind at fast speed																																																																																									
1	0	1	0	0	Search tape mark backwards																																																																																									
1	0	1	1	1	Search tape mark forward																																																																																									

CASSETTE TAPE CU (CONTINUED)

Recognised Commands	<p>Format</p> <table border="1"> <tr> <td>0</td><td>1</td><td>2</td><td>3</td><td>4</td><td>5</td><td>6</td><td>7</td><td>8</td><td>9</td><td>10</td><td>11</td><td>12</td><td>13</td><td>14</td><td>15</td> </tr> <tr> <td>0</td><td>1</td><td></td><td></td><td>5</td><td></td><td>8</td><td>10</td><td>12</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td> </tr> <tr> <td></td><td></td><td></td><td></td><td></td><td>R3</td><td>1</td><td>0</td><td>X</td><td>X</td><td></td><td></td><td></td><td></td><td></td><td>CUA</td> </tr> </table>	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	0	1			5		8	10	12													R3	1	0	X	X						CUA	<p>Meaning</p> <p>Stop transfer CUA = CU address DN = not significant R3 = register specifying the command X = not significant</p>
0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15																																			
0	1			5		8	10	12																																										
					R3	1	0	X	X						CUA																																			
CIO Stop																																																		
INR	<p>Format</p> <table border="1"> <tr> <td>0</td><td>1</td><td></td><td></td><td>5</td><td></td><td>8</td><td>10</td><td>12</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td> </tr> <tr> <td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>R3</td><td>0</td><td>X</td><td>0</td><td>X</td><td></td><td></td><td></td><td></td><td></td><td>CUA</td> </tr> </table>	0	1			5		8	10	12								0	1	0	0	1	R3	0	X	0	X						CUA	<p>Input to register DN = not significant R3 = register into which data is loaded X = not significant</p>																
0	1			5		8	10	12																																										
0	1	0	0	1	R3	0	X	0	X						CUA																																			
OTR	<p>Format</p> <table border="1"> <tr> <td>0</td><td>1</td><td></td><td></td><td>5</td><td></td><td>8</td><td>10</td><td>12</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td> </tr> <tr> <td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>R3</td><td>0</td><td>X</td><td>0</td><td>X</td><td></td><td></td><td></td><td></td><td></td><td>CUA</td> </tr> </table>	0	1			5		8	10	12								0	1	0	0	0	R3	0	X	0	X						CUA	<p>Output from register DN = not significant X = not significant R3 = register from which the data is read.</p>																
0	1			5		8	10	12																																										
0	1	0	0	0	R3	0	X	0	X						CUA																																			
SST	<p>Format</p> <table border="1"> <tr> <td>0</td><td>1</td><td></td><td></td><td>5</td><td></td><td>8</td><td>10</td><td>12</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td> </tr> <tr> <td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>R3</td><td>1</td><td>1</td><td>0</td><td>X</td><td></td><td></td><td></td><td></td><td></td><td>CUA</td> </tr> </table>	0	1			5		8	10	12								0	1	0	0	1	R3	1	1	0	X						CUA	<p>Send Status See status word configuration on page 37 For explanation of field, see above</p>																
0	1			5		8	10	12																																										
0	1	0	0	1	R3	1	1	0	X						CUA																																			

FIXED HEAD DISC CU

Recognised Commands	Format	Meaning
TST	0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 0 1 0 1 0 0 1 R3 1 0 DN CUA	Test status of CU DN = not significant CUA = CU address R3 = register into which status is loaded.
Write one sector	0 1 5 8 10 12 15 0 1 0 0 0 R3 1 1 DN CUA 0 3 X X X sector address 0-1023 X 0 13 14 15	Start a write operation on the sector on the BOU-lines DN = Device number 00, 01, 10 or 11 CUA = CU address R3 = register specifying the command R3 format
Read one sector	0 1 5 8 10 12 15 0 1 0 0 0 R3 1 1 DN CUA 0 3 X X X sector address 0-1023 X 1 13 14 15	Start a write operation on the sector on the BOU-lines. DN = Device number 00, 01, 10 or 11 CUA = CU address R3 = register specifying the command. R3 format

FIXED HEAD DISC CU (CONTINUED)

Recognised Commands	Format	Meaning
INR	0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 0 1 5 8 10 12 15 0 1 0 0 1 R1 0 X X X CUA	Input data word X = not significant CUA = CU address R1 = register into which the word is loaded.
OTR	0 1 5 8 10 12 15 0 1 0 0 0 R1 0 X X X CUA	Output data word X = not significant CUA = CU address R1 = register from which the word is read.
SST	0 1 5 8 10 12 15 0 1 0 0 1 R3 1 1 X X CUA	Exchange status between CU and CPU X = not significant CUA = CU address R3 = register into which status word is loaded (see status word).
CIO Stop	0 1 5 8 10 12 15 0 1 0 0 0 X X 1 0 X X CUA	Stop data transfer X = not significant CUA = CU address

MAGNETIC TAPE CU

Recognised Commands	Format 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15	Meaning																																																																																																																												
	<p>0 1</p> <table border="1"> <tr> <td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>R3</td><td>1</td><td>0</td><td>DN</td><td>CUA</td> </tr> </table>		0	1	0	0	1	R3	1	0	DN	CUA																																																																																																																		
0	1	0	0	1	R3	1	0	DN	CUA																																																																																																																					
TST	<p>0 1</p> <table border="1"> <tr> <td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>R3</td><td>1</td><td>0</td><td>DN</td><td>CUA</td> </tr> </table>	0	1	0	0	1	R3	1	0	DN	CUA	<p>Test status CUA = CU address DN = Device number R3 = register into which status word is loaded</p>																																																																																																																		
0	1	0	0	1	R3	1	0	DN	CUA																																																																																																																					
CIO Start	<p>0 1</p> <table border="1"> <tr> <td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>R3</td><td>1</td><td>1</td><td>DN</td><td>CUA</td> </tr> </table>	0	1	0	0	0	R3	1	1	DN	CUA	<p>Start command CUA = CU address DN = Device number 00, 01, 10 or 11 R3 = register specifying the command.</p>																																																																																																																		
	0	1	0	0	0	R3	1	1	DN	CUA																																																																																																																				
<p>R3 contents</p> <table border="1"> <thead> <tr> <th>bit number</th> <th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th> </tr> </thead> <tbody> <tr> <td>Command</td> <td>Off-line</td> <td>Rewind</td> <td>Write</td> <td>Write-edit</td> <td>Write file mark</td> <td>Erase gap</td> </tr> <tr> <td>0</td> <td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td> </tr> <tr> <td>1</td> <td>X</td><td>X</td><td>0</td><td>X</td><td>X</td><td>0</td> </tr> <tr> <td>2</td> <td>X</td><td>X</td><td>1</td><td>X</td><td>X</td><td>0</td> </tr> <tr> <td>3</td> <td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td> </tr> <tr> <td>4</td> <td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td> </tr> <tr> <td>5</td> <td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td> </tr> <tr> <td>6</td> <td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td> </tr> <tr> <td>7</td> <td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td> </tr> <tr> <td>8</td> <td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td> </tr> <tr> <td>9</td> <td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td> </tr> <tr> <td>10</td> <td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td> </tr> <tr> <td>11</td> <td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td> </tr> <tr> <td>12</td> <td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td> </tr> <tr> <td>13</td> <td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td> </tr> <tr> <td>14</td> <td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td> </tr> <tr> <td>15</td> <td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td> </tr> </tbody> </table>	bit number	10	11	12	13	14	15	Command	Off-line	Rewind	Write	Write-edit	Write file mark	Erase gap	0	1	0	0	1	1	0	1	X	X	0	X	X	0	2	X	X	1	X	X	0	3	0	0	0	0	1	1	4	0	0	1	0	0	1	5	0	1	0	0	0	1	6	0	1	0	0	1	0	7	0	0	0	0	1	0	8	0	1	0	0	0	0	9	0	1	0	0	0	0	10	0	0	0	0	0	0	11	0	0	0	0	0	0	12	0	0	0	1	0	0	13	0	0	0	1	0	0	14	0	0	0	1	0	0	15	0	0	0	1	0	0
bit number	10	11	12	13	14	15																																																																																																																								
Command	Off-line	Rewind	Write	Write-edit	Write file mark	Erase gap																																																																																																																								
0	1	0	0	1	1	0																																																																																																																								
1	X	X	0	X	X	0																																																																																																																								
2	X	X	1	X	X	0																																																																																																																								
3	0	0	0	0	1	1																																																																																																																								
4	0	0	1	0	0	1																																																																																																																								
5	0	1	0	0	0	1																																																																																																																								
6	0	1	0	0	1	0																																																																																																																								
7	0	0	0	0	1	0																																																																																																																								
8	0	1	0	0	0	0																																																																																																																								
9	0	1	0	0	0	0																																																																																																																								
10	0	0	0	0	0	0																																																																																																																								
11	0	0	0	0	0	0																																																																																																																								
12	0	0	0	1	0	0																																																																																																																								
13	0	0	0	1	0	0																																																																																																																								
14	0	0	0	1	0	0																																																																																																																								
15	0	0	0	1	0	0																																																																																																																								

MAGNETIC TAPE CU (CONTINUED)


Recognised Commands	Format 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15	Meaning												
	<p>0 1</p> <table border="1"> <tr> <td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>X</td><td>X</td><td>X</td><td>1</td><td>0</td><td>DN</td><td>CUA</td> </tr> </table>		0	1	0	0	0	X	X	X	1	0	DN	CUA
0	1	0	0	0	X	X	X	1	0	DN	CUA			
CIO stop	<p>0 1</p> <table border="1"> <tr> <td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>X</td><td>X</td><td>X</td><td>1</td><td>0</td><td>DN</td><td>CUA</td> </tr> </table>	0	1	0	0	0	X	X	X	1	0	DN	CUA	<p>Stop transfer CUA = CU address DN = Device number 00, 01, 10 or 11 X = not significant</p>
0	1	0	0	0	X	X	X	1	0	DN	CUA			
SST	<p>0 1</p> <table border="1"> <tr> <td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>R3</td><td>1</td><td>1</td><td>X</td><td>X</td><td>CUA</td> </tr> </table>	0	1	0	0	1	R3	1	1	X	X	CUA	<p>Send status CUA = CU address R3 = register into which status word is loaded X = not significant</p>	
0	1	0	0	1	R3	1	1	X	X	CUA				

DMA-channel	Format	Meaning
Recognised Commands	0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 0 1 0 1 0 0 0 1 X X X 1 1 1 1)	Initialize a DMAC exchange DA = DMAC address
CIO Start	0 1 0 1 0 0 0 R1 0 0 DA	Load DMAC length register DA = DMAC address R1 = register from which length and functions are read.
OTR write length	length format 0 1 2 3 X 1 1 F 2's complement of length 1)	I = input bit F = function bit Length, expressed in characters, must be an even number.
OTR write address	0 1 5 8 10 15 0 1 0 0 0 R1 0 1 DA	DA = DMAC address R1 = register from which address is read
CIO Stop	14 15 starting address X 1)	address format
CIO Stop	0 1 5 8 10 15 0 1 0 0 0 X X X 1 0 DA 1)	De-activate DMAC DA = DMAC address
INR read length	0 1 5 8 10 15 0 1 0 0 1 R1 0 X DA 1)	Transfer DMAC length into R1 DA = DMAC address R1 = register into which DMAC length is loaded

1) X = not significant

P850M OPTION CARD (OPTI) STANDARD INTERRUPT CABLING


Option Card S 307A (5111 199 93920)



BAD - LINES							
2	3	4	5	0	1	0	1
				0	0	0	1
0	0	0	0	CPU	ASR1	PTR1	PTP1
0	0	0	1	FHD	FHD	FHD	FHD
0	0	1	0	MHD	MHD	PTR2	PTP2
0	0	1	1	MHD	MHD	MHD	MHD
0	1	0	0	MT	MT	MT	MT
0	1	0	1	CR	ASR2	*	*
0	1	1	0	CT	CT	CT	CT
0	1	1	1	*	*	*	*
1	0	0	0	*	*	*	*
1	0	0	1	*	*	*	*
1	0	1	0	DIOC	*	*	*
1	0	1	1	*	*	*	*
1	1	0	0	*	*	*	*
1	1	0	1	LP	*	*	*
1	1	1	0	PLT	*	*	*
1	1	1	1	ADAP	DMA	MIDB	RTC

* Not allocated

P850M OPTION CARD (OPTI) STANDARD INTERRUPT CABLING (up to P850M-26)



P855M PIN BOARD CABLING

Interrupt mask bits	Pin location	Dedicated memory address	Standard connection
BMS KIL 00/	F 1A11		reserved
BMS KIL 01/	F 1A14		plotter
BMS KIL 02/	F 1A16		line printer
BMS KIL 03/	F 1B16		MHD2
BMS KIL 04/	F 1B25		MHD1
BMS KIL 05/	F 1B17		FHD
BMS KIL 06/	F 1B18		PEC tape
BMS KIL 07/	F 1B22		ASR2
BMS KIL 08/	F 1A23		ASR1
BMS KIL 09/	F 1B28		PTP2
BMS KIL 10/	F 1A19		PTP1
BMS KIL 11/	F 1A20		Cass. tape
BMS KIL 12/	F 2B10		PTR2
BMS KIL 13/	F 1A28		PTR1
BMS KIL 14/	F 1A31		CR
BMS KIL 15/	F 2B09		reserved

P855M

Standard interrupt signals	Pin location	Dedicated memory address	Standard connection
CFPF/	IM 1A16		
CFEM/	IM 1A17		
CFRT/	IM 2A27		
CFPI/	F 3B31		
CFCP/	F 4B04		
CFMIDB/	X 1A06		
PIL	CU 1A15		
CISMSK/	F 2A02		

Standard interrupt levels	Pin location	Dedicated memory address	Standard connection
BIS 00/	F 2B12	/0040	PFAURE
BIS 01/	F 2B11	/0042	LKM
BIS 02/	F 2A12	/0044	RTC
BIS 03/	F 2A11	/0046	MIDB
BIS 04/	F 2A10	/0048	reserved
BIS 05/	F 2A09	/004A	common int. line
BIS 06/	F 2A08	/004C	memory protect
BIS 07/	F 2A07	/004E	CP

Optional interrupt levels	Pin location	Address on header connector	Dedicated memory address	Standard connection
JIS 08/	IM 1A02	6A07	/0050	ASR
JIS 09/	IM 1A03	6A08	/0052	disc
JIS 10/	IM 1A04	6A09	/0054	line printer
JIS 11/	IM 1A05	6A10	/0056	card reader
JIS 12/	IM 1A06	6A11	/0058	magtape
JIS 13/	IM 1A07	6A12	/005A	
JIS 14/	IM 1A08	6A13	/005C	
JIS 15/	IM 1A09	6A14	/005E	
JIS 16/	IM 1A10	6A15	/0060	
JIS 17/	IM 1A11	6A16	/0062	


Optional interrupt levels	Pin location	Dedicated memory address	Connected to
KIS 18/	IM 2A05	/0064	
KIS 19/	IM 2A04	/0066	
KIS 20/	IM 2A03	/0068	
KIS 21/	IM 2A02	/006A	
KIS 22/	IM 2A01	/006C	
KIS 23/	IM 2B01	/006E	
KIS 24/	IM 2B02	/0070	
KIS 25/	IM 2B03	/0072	
KIS 26/	IM 2B04	/0074	
KIS 27/	IM 2B05	/0076	
KIS 28C/	IM 5A23	/0078	
KIS 29C/	IM 5A22	/007A	
KIS 30C/	IM 5A21	/007C	
KIS 31C/	IM 5A20	/007E	
LIS 32C/	IM 5A19	/00C0	
LIS 33C/	IM 5A18	/00C2	
LIS 34C/	IM 5A17	/00C4	
LIS 35C/	IM 5A16	/00C6	
LIS 36C/	IM 5A15	/00C8	
LIS 37C/	IM 5A14	/00CA	
LIS 38C/	IM 5A13	/00CC	
LIS 39C/	IM 5A12	/00CE	
LIS 40C/	IM 5A11	/00D0	
LIS 41C/	IM 5A10	/00D2	
LIS 42C/	IM 5A09	/00D4	
LIS 43C/	IM 5A08	/00D6	
LIS 44C/	IM 5A07	/00D8	
LIS 45C/	IM 5A06	/00DA	
LIS 46C/	IM 5A05	/00DC	
LIS 47C/	IM 5A04	/00DE	

P855M BREAK LEVELS


Level number	Pin location	Address on header connector E	Dedicated Multiplex address	Connected to
XBS 01	X 1A02	X 5A11	/0084 - /0086	
XBS 02	X 1B02	X 5A12	/0088 - /008A	
XBS 03	X 1B03	X 5A13	/008C - /008E	
XBS 04	X 1B04	X 5A15	/0090 - /0092	
WBS 05	X 1B05	X 5A17	/0094 - /0096	
WBS 06	X 1B06	X 5A14	/0098 - /009A	
WBS 07	X 1B07	X 5A16	/009C - /009E	
WBS 08	X 2B26	X 5A03	/00A0 - /00A2	
WBS 09	X 2B27	X 5A04	/00A4 - /00A6	
WBS 10	X 2B28	X 5A05	/00A8 - /00AA	
WBS 11	X 2B29	X 5A06	/00AC - /00AE	
WBS 12	X 2B30	X 5A07	/00B0 - /00B2	
WBS 13	X 1A05	X 5A08	/00B4 - /00B6	
WBS 14	X 1A04	X 5A09	/00B8 - /00BA	
WBS 15	X 1A03	X 5A10	/00BC - /00BE	

Note
 Break level = device address.
 Break is generated on c.u. 1A16.

FORMAT OF CPU STATUS WORD



ASCII CODE



char.	ASCII octal	Intern Hexa	char. set punch comb.	char.	ASCII octal	Intern Hexa	char. set punch comb.
space	240	20	on punch	D	304	44	12.4
!	241	21	11,8,2	E	305	45	12.5
"	242	22	8,7	F	306	46	12.6
#	243	23	8,3	G	307	47	12.7
\$	244	24	11,8,3	H	310	48	12.8
%	245	25	0,8,4	I	311	49	12.9
&	246	26	12	J	312	4A	11.1
'	247	27	8,5	K	313	4B	11.2
(250	28	12,8,5	L	314	4C	11.3
)	251	29	11,8,5	M	315	4D	11.4
*	252	2A	11,8,4	N	316	4E	11.5
+	253	2B	12,8,6	O	317	4F	11.6
,	254	2C	0,8,3	P	320	50	11.7
-	255	2D	11	Q	321	51	11.8
.	256	2E	12,8,3	R	322	52	11.9
/	257	2F	0,1	S	323	53	0.2
0	260	30	0	T	324	54	0.3
1	261	31	1	U	325	55	0.4
2	262	32	2	V	326	56	0.5
3	263	33	3	W	327	57	0.6
4	264	34	4	X	330	58	0.7
5	265	35	5	Y	331	59	0.8
6	266	36	6	Z	332	5A	0.9
7	267	37	7	[333	5B	
8	270	38	8	\	334	5C	
9	271	39	9]	335	5D	
:	272	3A	8,2	↑	336	5E	
;	273	3B	11,8,6	←	337	5F	
<	274	3C	12,8,4				
=	275	3D	8,6	Bell	207	07	
>	276	3E	0,8,6	Linefeed	212	0A	
?	277	3F	0,8,7	Car.Ret.	215	0D	
@	300	40	8,4	X on reader	221	11	
A	301	41	12,1	X off reader	223	13	
B	302	42	12,2	Rubout	377	7F	
C	303	43	12,3	X on punch	222	12	
				X off punch	224	14	
				FF		0C	

• = 2E
! = 21