AccessionIndex: TCD-SCSS-T.20121208.032 Accession Date: 8-Dec-2012 Accession By: Prof.J.G.Byrne Object name: Burroughs 1714 Vintage: c.1972 Synopsis: Commercial zero-instruction-set computer used by the Dept.Computer Science from 1973-1979. Just two prototyping boards survive.

Description:

The Burroughs 1714 was one of their B1700 family, introduced in 1972 to compete with IBM's System/3. The original research for the B1700 series, initially codenamed the *Proper Language Processor* or *Program Language Processor* (PLP) was done at the Burroughs Pasadena plant. The family were known as the Burroughs Small Systems, as distinct from the Burroughs Medium Systems (B2000, etc) and the Burroughs Large Systems (B5000, etc). All the Burroughs machines had high-level language architectures. The large were ALGOL machines, the medium COBOL machines, but the small were universal machines.

The principal designer of the B1700 family was Wayne T. Wilner. He designed the architecture as a zero-instruction-set computer, an attempt to bridge the inefficient semantic gap between the ideal solution to a particular programming problem and the real physical hardware. The B1700 architecture executed idealized virtual machines for any language from virtual memory. It achieved this feat by microprogramming, see the microinstruction set further below. The Burroughs MCP (Master Control Program) would schedule a particular job to run, then preload the interpreter for whatever language was required into a writeable control store, allowing the machine to emulate the desired virtual machine.

The hardware was optimised for this. It had bit-addressable memory, a variable-width ALU, could OR in data from a register into the instruction register (for very efficient instruction parsing), and the output of the ALU was directly addressable as X+Y or X-Y read-only registers. The machines had 16-bit microinstructions and 24-bit datapaths, and a disk file as the virtual memory device. They used Fairchild Semiconductor's CTL logic, multiplexers and PROMs.

The B1714 (along with the B1714 and B1726) was introduced in Jun-1972 in the price range of \$75,000-\$200,000. It had a processor cycle time of 250nS. Memory could be expanded from 16-64kB in 8kB increments. Up to 8 buffered I/O channels could be added, as well as relatively fast and large removable disks. A cassette tape reader was used for boot loading and diagnostics.

The Department of Computer Science in TCD installed a Burroughs 1714 in 1973. Quite a lot of work migrated from the IBM 360/44 to the B1714, as it relieved the pressure on the over-utilised and near-end-of-life IBM machine in the period prior to its replacement by a DEC-2020.

The original configuration had:

Qty	Item	Description
1	B1714 CPU and SPO	
1	64kB memory	666nS 24-bit memory
1	Console	
1	A9480-12 dual disk drive	
1	A9115 card reader	
1	A9359.2 line printer	

The B1714 used by the Dept.Computer Science from 1973-1979, was disposed of in 1984(?) to Peter Tully (now at IT-Tallaght), and its last known location was in his brother's warehouse in Sandyford, long gone but dearly desired. Any further information on its subsequent location is very much welcomed.

What has survived are two Burroughs 1714 prototyping boards with wirewrap logic designed and implemented c.1978 by Peter Chadwick (in fulfilment of his MSc) to implement a serial interface between the Dept.Computer Science's Burroughs 1714 and its IBM 360/44. It incorporated a General Instrument CP1600 16-bit microprocessor, 2kB RAM, 8kB EPROM, 2 x UART, a board full of CTL and TTL discrete logic for a B1714 I/O bus controller with 16 x 16-bit LIFO buffer (the interprocessor interface, or IPIF), and switches and lights.

Accession Index	Object with Identification
TCD-SCSS-T.20121208.032.01	Burroughs 1714 prototyping board 1.
	Principal components:
	Intel C1702A-2 256 x 8-bit EPROM marked F7
	Intel C1702A-2 256 x 8-bit EPROM marked G7
	2 x Intel P8212
	4 x Intel P3101A
	2 x Intel P3205
	4 x Intel D8216
	Various resistors and small transistors
	Markings: 'Copyright P.Chadwick 1975'
TCD-SCSS-T.20121208.032.02	Burroughs 1714 prototyping board 2.
	Principal components:
	Northern Engineering Labs quartz crystal NE-6A
	SMC 7607 COM 5016
	6 x Intel D8216
	3 x Intel P3408A
	2 x Intel P3212
	Motorola MC6850L ACIA
	AMI S6850P ACIA
	Exar XR1488
	Exar XR1489A
	16 x General Instrument RA-3-4402 4K x 1-bit SRAM
	Markings: 'Copyright P.Chadwick 1975'

The G.I. CP1600 CPU is itself interesting, the result of joint work with Honeywell, based on the PDP-11. It had eight 16-bit special-purpose registers, where R0 was an accumulator, R1-3 were counters, R4-5 auto-incremented, R6 was the stack pointer, and R7 the PC. Instructions were one to three words long, but 6 unused instruction bits appear to have been reserved for coprocessors. I/O was memory-mapped. It was an nMOS design in a 40-pin DIP package, needed +12, +5, -3 V, and ran at 3.3 MHz, and had a multiplexed address/data bus. It appears to be missing, and indeed there is no 40-pin socket to accommodate it, so it must have been elsewhere.

<<<<< Where was the G.I. CP1600 ??? >>>>> <<<<< Was it on an 'evaluation board' connected via flat cable ??? >>>>> <<<<< OR, was it on another (now missing) board ??? >>>>>>

References:

- 1. Wilner, W.T., B1700 Design and Implementation, Burroughs Corporation, Santa Barbara, USA, May-1972.
- 2. B1714 Maintenance and Basic Software Performance Oriented Training, <u>http://www.textfiles.com/bitsavers/pdf/burroughs/B1700/1093671_B1714mntTrain_Mar76.pdf</u> Burroughs Corporation, Detroit, Michigan, USA, 1976.
- 3. Bitsavers B1700 documents and brochures, <u>http://www.bitsavers.org/pdf/burroughs/B1700/B1700 brochures/</u> Downloaded 21-Apr-2015.
- Chadwick, P., A Microcomputer Based Data Communications Controller for the Burroughs B1714, MSc Thesis, Dept.Computer Science, Trinity College Dublin, 8-Aug-1978.

See the extensive set of documents in the related folder in this catalog.



Burroughs B 1714 Central System

The B 1714 is an exceptionally productive, responsive, and efficient system for business, industrial and financial data processing and engineering / scientific computation. Its outstanding capabilities are provided through:

- "Fourth generation" design Combines microprograming with the latest circuitry design and integrated circuit memory technology.
- Variable micrologic

Alters the processor's logical operation dynamically to optimize performance with a variety of program languages. You determine which standard languages are best for your requirements. As programs are being run, variable micrologic creates the ideal processor environment for each one. This innovative technique provides a new level of multi-language efficiency in the B 1714 cost/performance range.

• Master Control Program

A comprehensive executive system which supervises B 1714 operation. This powerful tool, which has fully proven its superiority in use with larger Burroughs data processing systems, manages system resources so that your manpower resources can be devoted to constructive problem solving. The Master Control Program assigns memory, manages input/output functions, communicates with the operator, logs system use, loads programs, maintains a library of all files, and supervises other functions, all of which contribute to simpler programing, ease of system operation, and maximization of throughput.

- A complete range of peripheral devices: 96-Column Punched Card Input/Output. 80-Column Punched Card Input/Output. Line Printers. Disk Cartridge Drives. Magnetic Tape Input/Output. MICR Input. Console Printer with keyboard for operator/machine communication and inquiry. Data Communications.
- Complete, powerful system software: Master Control Program (MCP). COBOL Compiler. FORTRAN Compiler. RPG Compiler. BASIC Compiler. SORTS. UTILITIES.

Figure 1: Burroughs B1714 brochure

Features Summary

Burroughs leadership in multiprograming systems spans over a decade of development, refinement, and achievement in the "real world" of customer installations. Burroughs systems consistently deliver superior multiprograming performance on-the-job. The Master Control Program (MCP II) is a unique operating system adapted to the B 1700's advanced fourth generation design. Inherent MCP capabilities lend power to the B 1700 and Business Management Systems to produce the results you want.

Description	Characteristics	Benefits	Results
VARIABLE MICROLOGIC		er- gh Less memory required. EFFICIENCY Faster execution. IMPROVED COST, PERFORMANCE Dos Reduced idle time. Improved system use. Greater scheduling flexibility. INCREASED THROUGHPUT Greater scheduling flexibility. BETTER SYSTEM USE Virtual memory operation. Reentrant programs. Memory modularity. es Data transfer at memory speed. FASTER TURN- AROUND FOR JOE	
The B 1700 instantly alters its logical operation to optimize the performance of a given lan- guage. In effect, one processor	Unique microprogramed inter- preters complement your high level programing languages.		EFFICIENCY
acts as many processors to fit the specific needs of the pro- gram language of the moment.		Faster execution.	IMPROVED COST/ PERFORMANCE
DYNAMIC MULTIPROGRAMING			
The MCP dynamically reassigns otherwise idle processor cycles to multiple, independent jobs.	Multiple, independent jobs share processor cycles.	Improved system use. Greater scheduling	
	Memory management technique keeps the processor fully em- ployed on segments of inde- pendent programs.	operation. Reentrant programs.	
	* The I/O subsystem handles reads and writes of multiple, independent programs without conflict or congestion.	memory speed.	AROUND FOR JOB

REENTRANT PROGRAMS

The capability of allowing pro- gram logic to be used by two or more independent users at the same time.	Program code is never modified, so multiple users may execute the same job at the same time.	Memory space is truly shared by multiple users.	GREATER PRODUCTIVITY
	User data integrity is enforced through BASE and LIMIT reg- isters.	Several people may share memory and program logic while independent sets of data are being an- alyzed and modified.	MAXIMIZED MEMORY USE

VIRTUAL MEMORY

Automatically brings routines and data into memory from disk storage during processing only as they are required.	Programs need not occupy con- tiguous memory space. No partitions in memory.	Greater use of memory. More jobs in memory.	GREATER SCHEDULING FLEXIBILITY
	Memory space for data, pro- gram code, and files is not al- located until run time.	Large programs occupy minimum memory space. More jobs in memory to keep peripherals busy.	LESS MEMORY REQUIRED

Figure 2: Burroughs B1714 brochure

Description	Characteristics	Benefits	Results
DYNAMIC RESOURCE ALLOCATIO	N		
The B 1700's automatic assign- ment of system resources to meet job requirements.	Assignment of disk file space is based upon file growth require- ments. Files do not require con- tiguous areas on disk.	Less storage space is required. Ease of growth with- out reprograming.	SIMPLICITY IN SYSTEMS DESIGN AND PROGRAMING
	New components (memory, per- ipherals, disk) are recognized immediately and used to pro- cess work faster than before.	Immediate productiv- ity per processing dollar. No reprograming. Easier systems design.	RESPONSIVENESS
	A comprehensive job priority system permits management to direct the system in favor of one job over another.	Scheduling flexibility. More manageable system.	MANAGEMENT CONTROL

COMPLETE SELF-REGULATION

The B 1700 can analyze and de- cide how to make the utmost use of its own resources.	Program modules and memory space are managed dynami- cally.	Less machine idle time. Less memory required. Fewer operator decisions.	EFFICIENCY OF OPERATION
	Processor is efficiently shared according to job priorities.	Responsiveness to change. Equipment is fully utilized.	GREATER THROUGHPUT
	Peripherals, pseudo-periph- erals, and disk file space are assigned dynamically.	Fewer real periph- erals needed. Less disk required. Growth without reprograming.	LOWER COST

POWERFUL I/O DESIGN

The B 1700's input/output sub- system eliminates the conges- tion usually found in most other I/O subsystems, and makes truly flexible multiprograming	Each peripheral control has its own logic to communicate with a predetermined peripheral de- vice.	Control operates concurrently with processor.	GREATER THROUGHPUT
possible.	Each peripheral control has its own buffer for accumulating data prior to transferring that data to memory for program use,	Less congestion in system. Data is transferred from control to memory at memory speed.	MAXIMIZED SYSTEM PERFORMANCE


Burroughs B 1700 Systems deliver large system results at small to medium system cost to meet all your data processing requirements economically at peak efficiency. A demonstration can prove it!

Figure 3: Burroughs B1714 brochure

THE NEWSWEEKLY FOR THE COMPUTER COMMUNITY Weekly Newspaper

Second-class postage paid at Boston, Mass., and additional mailing offices

June 14, 1972



1,202 Candidates Pass '72 CDP Exam

R Ш

0

4 1

WSI

Ш

Z

PARK RIDGE, III. – Of the 2,603 can-didates who sat for the 1972 Certificate in Data Processing (CDP) examination fast February, 1,202 passed. The new CDP recipients bring to 13,142

The new CDF recipients oring to 13,142, the total number granted the certificate, out of 24,742 candidates who sat for the examination, since the first exam was given in 1962, according to the Certifica-tion Council. The Certification Council is responsible for soliver making adminime and directing

for policy-making, planning and directing the CDP exam which covers five areas: data processing equipment, computer programming and software, principles of management; quantitative methods; and systems analysis and design.

2 Workers Have Short Stay

On Job Thanks to NCIC NEW ORLEANS – A police demonstra-tion of the computer terminal that com-municates with the FBI's National Crime Information Center (NCIC) "terminated" the employment of two city employees, after one hour on the job. The employees were the subjects of two eparate inquiries this spring.

Small-Scale Series B1700s Use Variable Micrologic

By Frank Piasta

Of the CW Staff DETROIT - The newest of the B700s, the B1700 Series demonstrated last week by Burroughs, may be the hottest of them

The small-scale business computer sys-fem incorporates user and technical fea-tures unique for its class. These include such advanced features as variable micro-logic, word length variable down to one bit, high-level programming through micrologic interpreters rather than con-ventional compilers, virtual memory tech-inques and solid state memories. The B1700 systems, three so far, can be equipped with a variety of peripherals, including both 80- and new 96-column card equipment, and a new series of MICR readers as well as a selection of tapes, disks and communications gear. The software has not been neglected by The small-scale business computer sys

The software has not been neglected by the software has not been neglected by Burroughs, as shown by the availability of a full operating system with multipro-gramming, program relocation, automatic spooling, job scheduling, operator com-munication and utilities.



A basic configuration of the Burroughs B1712 includes the multipurpose card unit for 96-column cards, console typewriter, two disk cartridge drives and a line printer.

The user has a choice of four program-ming languages – Cobol, Fortran, RPG and Basic – with more promised for the future. Object code is compatible among all B1700 systems but not with other B700 systems, Bu phs said.

Main memory for all systems is of the

integrated circuit type with a cycle time of 666 nsec/24 bits (3 bytes). The ad-dressability of the memory to the bit level eliminates the need for predefined data structures such as words or bytes

Vol. VI No. 24

data structures such as words or bytes and results in more efficient use of mem-ory, Burroughs explained. The virtual memory structure of the B1700 resembles that of the larger B5500 and B5700 systems. All code segments are reentrant and overlayable. Data can be either saved or overlayable, under pro-trum control. A base cloquing requirer is be either saved or overlayed, under pro-gram control. A base-to-limit register is used for addressing data in storage. The virtual memory device is a disk file with a minimum of 4.6M bytes. The smallest of the systems, the B1712 has a processor cycle time of 500 nsec. Basic memory is 16K bytes, expandable to 40K in 8K-byte increments. Up to *Continued on Page* 21

ted on Page (Contin

HEW Questions DP Use Of SS Numbers for ID

By Edward J. Bride

Of the CW staff WASHINGTON, D.C. - The increasing use of the Social Security number as an "identifier" of individuals, plus "poten-

dation from a task force of the American National Standards Institute (Ansi), which proposed a standard personal identifier for information interchange. This identifier, Martin continued, we

Figure 4: Burroughs B1714 introduction

COMPUTERWORLD

Virtual Memory Included

(Continued from Page 1) eight 1/O controls with buffers can be attached to handle such peripherals as 80-and 96-column card equipment, line printers, disk cartridge drives, magnetic tape drives and a console with I/O printer

Page 2

Furchase prices for the B1712 range from \$70,000 to \$120,000, with compar-able monthly lease prices from \$1,500 to \$2,800

The second of the series, the B1714, boasts a processor cycle time of 250 nsec. The basic memory of 16K bytes can be expanded to 64K in increments of 8K. eight buffered I/O controls can handle MICR readers and data communi-cations equipment in addition to the peripherals available with the B1712.

B1714 purchase prices range from \$75,000 to \$200,000. Comparable monthly lease prices range from \$1,600 to \$3,500.

COMPUTERWORLD

TM Reg. U.S. Pat. Off.

ROBERT M. PATTERSON, executive editor, V.J. FARMER, news editor, RONALD A. FRANK, technical news editor, E. DRAKE FRANK, technical news editor. E. DRAKK LUNDELL BR. compacter industry editor DONALD LEAVITT, software editor. ED WARD BRIDE, JUDITH KRAMER, FRANK PIASTA, MARY UPTON, stoff writer, MAR VIN ARONSON, LESLIE FLANAGAN, cop. editors, PATRICIA M. GAUVREAU, editoria

J.H. BONNETT, European burea NEAL WILDER, national sales manage DOROTHY TRAVIS, sales administrate FRANCES BLACKLER, market research.

LEETE DOTY, production manager; HENRY FLING, production supervisor,

FLING, production supervisor.
EDITORIAL OFFICES: 797 Washington St., Newton, Mass. 02160 (617-332-5606; TWX 710-335-6635). Europe: Computerworld, c/o IDC Europa Lid., 59 Grays Ian Rd., London, W.C.1, England (91-242-8908).

Second-class postage paid at Boston, Mass, and additional mailing offices, Published weekly (except: a single combined issue for the last week in December and the first week in Jan-uary) by Computerworld, Inc., '997 Washington Street, Newton, Mass. 02160. © 1972 by Com-puterworld, Inc.

Reproduction of material appearing in Com-puterworld is strictly forbidden without written permission. Send all requests to publication

Transport.
25 cents a copy; \$9 a year in U.S.: \$10 a year in Canada; Airmail to Western Europe and Japan.
315 a year. Other foreign rates on request.
MARGARET PHELAN, cinculation manager.
Four week? notice required for change of address. Address all subscription correspon-dence to circulation manager. Computerworld, 797 Washington St., Newton, Mass. 02160.

W. WALTER BOYD, publication manager PATRICK J. MeGOVERN, publisher, qu

POSTMASTER: Send Form 3579 (Change of Address) to Computerworld Circulation Dept. 797 Washington St., Newton, Mass. 02160.

The largest of the three models, the B1726, has a processor speed of 167 nsee, B1/26, has a processor speed of 16 / nsec. In addition to the main memory available in 8K or 16K increments from 24K to 96K bytes, the system has a high-speed control memory with a capacity of either 2K or 4K bytes. Read cycle time for the control memory is 167 nsec/16 bits and write cycle time is 225 nsec. Micrologic is executed much memory control memory. executed in main memory, control mem-ory or both, Burroughs said.

In addition to peripherals listed for the B1714, the B1726 can handle disk pack drives, and head/track disk file subsys-tems, using up to eight buffered I/O controls

Monthly lease prices of the B1726 range rom \$3,000 to \$10,000. Comparable from from \$3,000 to \$10,000. Comparate purchase prices would range from \$135,000 to \$475,000. Customer deliv-eries of the B1712 and B1714 systems will begin in the third quarter of 1972. Deliveries of the B1726 will start during the first quarter of 1973.

The B1700 systems all use variable micrologic to implement microprogramming techniques. The variable micrologic allows the system's CPU to adapt itself, dynamically, under program instruction, to a variety of program languages, Burroughs explained.

The use of microinstruction sets enables the systems to process any language, in-cluding programs written for other sys-

(Continued from Page 1) full and associate members, as of July 1. The student rate of \$8/yr remains in

effect, but regular membership increases from \$25 to \$35. Other measures will also be taken, Carlson said,

The association had budgetary diffi-culties in the 1960s, but reduced the deficit to \$189,000 at the end of fiscal

1970. The deficit nearly doubled to \$336,000 at the end of fiscal 1971, and is estimated at \$381,000 for this fiscal year,

Carlson said. The fiscal year ends June

For the last three months, Carlson has been reviewing the activities, successes and failures of the ACM presidency and the Council (the governing body), and in the last issue of *Communications*, the

official monthly magazine, he predicted the dues increase [CW, May 17].

"Thousand as of members and sub-scribers" have been "adversely affected" by the present levels of service "and have complained," Carlson noted. The dues increase will reduce the 1973

deficit to an estimated \$214,000, Carlson oted, still worse than the 1970 figure. Other measures taken or planned

order to achieve cost conservation include continued vacancy for the post of educa-

tion director and a downward modifica-

Users of small business systems, such as the IBM System 3, could realize faster execution times using IBM's present pro-

wid

tion director and a downward modifica-tion of chapter rebates. The ACM problem is closely tied to diminishing support from the computer industry, in the form of advertising in *Communications* and corporate member-ships, as well as a drastic reduction in financial distribution from profits of the index sweller conferences. joint computer conferences

Overall ACM membership increased 38% n the past four years, Carlson noted, but his was "not enough." In the same perthis v iod, ICC contributions dropped from average of \$7.20/member to 80 cc cent member, advertising had dropped from the same \$7.20 to \$2.10, money from corporate membership diminished from \$1.40 to 80 cent/member.

The net result from outside support, then, is a drop from \$15.80/member to \$3.70/member, Carlson pointed out that the "dues increase of \$10 does not even cover the loss of external support of \$12.10/member."

The new rates will permit the association to try to restore some services, in-cluding adding staff members to handle activities of special-interest groups and committees. However, these "Sigs" will pay for direct headquarters staff assis ance," Carlson warned.

to but not compatible with the operating systems used with larger Burroughs ma-chines. The MCP can execute several pro-grams simultaneously. The number of jobs that can be multiprogrammed de-pends solely on the amount of storage available, Burroughs said.

available, Burroughs said: A series of applications packages based on software originally designed for turn-key applications is available to B1700 users on an unbundled basis. Called Ap-plication Program Products, the packages are designed to provide operational con-trol through daily, weekly, monthly and periodic management reports. Packages are currently available for the following application areas: wholesale man-gement distributor management men-

A cassette tape reader is used at the systems console for initial loading of system software and for entering diagnos-Burroughs introduced a new series of MICR read/sorters with the B1700, They provide a choice of eight to 12 distribu-tion pockets and sorting speeds from 600 to 900 document/min. Other reader/ sorters with speeds of 1,000 and 1,625 document/min, with four to 16 distribu-tion pockets, are available.

then pockets, are available. Also new with the B 1700 are removable cartridge disk drives with capacities rang-ing from a minimum of 2.3M bytes to a maximum subsystem of 55.2M bytes. The average access time is 80 msec. Applications calling for removable stor-

age media with higher speeds and greater on-time capacities can use disk pack drives with an average access time of 42.5 msec and a capacity of 95.5M bytes.

Line printers for B1700 systems offer speeds ranging from 90 to 1,040 line/min, Magnetic tape units, including a new compact model and tape clusters with 2-, 3-, or 4-tape stations in a single housing, provide data transfer rates ranging from 10,000 to 36,000 byte/sec.

Figure 5: Burroughs B1714 introduction

A second s	B1712	B1714	B1726	IBM System 3/10
CPU Cycle Time	500 nsec	250 insec	167 nsec	1,520 nsec
Memory Cycle Time	6	66 nsec/3 byte		L,520 nsec/byte
Memory Capacity	16K-40K	16K-64K	24K-96K	8K-48K
Unit of Storage		Variable	The second second second	Byte
	CONSTRUCTION OF THE	STORAGE		
Cartridge		Y Y	05	1 1 1 1 1
Hoad/track	N	u,	Vies.	No
Pack	N	o		Yes
Mag Tape	- Local Sector (D	Y	es	State of the second
	1	ANGUAGES		
Fortran		Y	26	See Section 1
Cobol		Y	25	
Basic	A COLLEGE SEC	Yes		Na
RPG	I CALLER AND	Y	05	The state of the
Assembler	And the second se	No	11 - 11 - 11 - 11 - 11 - 11 - 11 - 11	Ves

The B1712 is comparable to the IBM System 3 Model 10. The 1714 and the 1726 are larger systems. are larger systems. tems, at full efficiency, Burroughs said. The system restructures itself to the oper-ating instruction requirement for a given language allowing the user to select the language best suited to the problem he is trying to solve, rather than languages suited to the computer, Burroughs ex-plained

June 14, 1972

agement, distributor management, man-

The operating system on the B1700, the MCP (Master Control Program), is similar ACM Trying to Avert Bankruptcy ufacturing management, bank manage-ment and hospital management.

tic software for processor maintenance

plained.

grams Ro

MICROMNEMONICS	OP CODE (HEXADECIMAL)	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1.	0
REGISTER MOVE	1 n n n	0	o	0	1		SOURC	E REG. I	ROW	SOURC			INATIO	N		TINATI	
SCRATCHPAD MOVE	2 n n n	o	0	۱	o	so		DESTIN/		SOURC REG.		REG.	S.P. 7			CHPAD	
FOUR-BIT MANIPULATE	3 n n n	o	0	1	,	AFF	ECTED	REGIST	ER ROW	REG. COL.		ARIAN	ATE	F		T MANI	PULATE
BIT TEST REL BR ON FALSE	4 n n n	0	1	0	0	SOU		EG. (FO	UR-BIT)	REG. COL.	TEST		1.	1.		IVE BR	ANCH
BIT TEST REL BR ON TRUE	5 n n n	0	1	0	1	SOU		EG. (FOI ROW	UR-BIT)	REG. COL.	TEST		1.	1.		IVE BR	ANCH
SKIP WHEN	6 n n n	0	1	1	0	SOU		EG. (FOI ROW	UR-BIT)	REG. COL.		KIP TE		Τ,	OUR-B	T TEST	MASK
READ/WRITE MEMORY	7	o	1	1	1	P.W						/	1				
MOVE EIGHT-BIT	. 8 n n n	1	0	0	0										1		
MOVE 24-BIT	9 n n n	1	0	0	1	DES	TINAT	ION REC	G. ROW							A1	
SHIFT/ROTATE T REGISTER	Annn	1	0	1	0	L. Martine					REG.	BFT.	1	SI	IIFT/RC	TATE	0.55
EXTRACT FROM	Bana	1	0		1 1 R COUNT FA/FL DATA REG. FOB FOB 1 1 R COUNT FA/FL DATA REG. FOB MEMORY FIELD LE 0 0 DESTINATION REG. ROW CUL 2 ASSUMED EIGHT-BIT LITERAL 0 1 DESTINATION REG. ROW FIRST EIGHT BITS OF LITERAL 1 0 DESTINATION REG. ROW FIRST EIGHT BITS OF LITERAL 1 0 DESTINATION REG. ROW COL 2 ASSUMED FIRST EIGHT BITS OF LITERAL 1 0 DESTINATION REG. ROW COL 2 ASSUMED FIRST EIGHT BITS OF LITERAL 1 0 DESTINATION REG. ROW COL 2 ASSUMED FIRST EIGHT BITS OF LITERAL 1 0 DESTINATION REG. ROW COL 2 ASSUMED DEST REG. BFT. 1 0 DESTINATION REG. ROW COL 2 ASSUMED OCL 2 ASSUMED DEST. REG. WIDTH OF EXTRACTION THE CALLED OP. 1 1 FOR EXTRACTION FIELD OP. CODE (XYTL) WIDTH OF EXTRACT 0 0 1 RE LAT IVE DISPLACE MENT MAGN IT U DE 1 1 RE LAT IVE CALLE D AD DR ESS MAGN IT U DE 1 1 RE LAT IVE CALLE D AD DR ESS MAGN IT U DE 1 1 RELAT IVE CALLE D AD DR ESS MAGN IT U DE 1 0 <t< td=""><td>TRACT</td><td>ION</td></t<>					TRACT	ION						
BRANCH REL. FORWARD	Cnns	1	1				54110						L				
BRANCH REL. REVERSE	Dnnn	1	1					1000									
CALL REL. FORWARD	Ennn	1	1			-									11/10	100	
CALL REL.	Fann											-			9 - 2010 20		· ···
SWAP	02 n n	1	<u>'</u>		-				100	DEST. C	EN.		85 M A		1.1.1.1.2.2.2.2.2.2.2.2.2.2.2.2.2.2.2.2		_
CLEAR	AND RECEIPTION	0	0					,	0	REG. (X	TU		×	FA	-	TH FU	CP
REGISTERS SHIFT/ROTATE	03 n n	0	0	0	0	0	0	1			1000	125-12-12		REG.	REG.	REG	
X OR Y SHIFT/ROTATE	04nn	0	0	0	0	0	1	0	2021			/ v		c	OUNT (1-24)	-
X AND Y	05 n n	0	0	0	0	0	1	0	200	ROT	RT.	RES.					
FA AND FL EXCHANGE	08nn	0	0	0	0	0	1	1	0	VA	IANTS						
OUBLEPAD WORD	07nn	0	0	0	0	0	1	1	1					50		CE 48-B	
SCRATCHPAD RELATE FA	08nn	0	0	0	0	1	0	0	o	RES	ERVED			A		ADDRE	
MONITOR	0 9 n n	0	0	0	0	١	0	0	1		UT	ERAL C	CCURR		DENTIF	IER .	
CASSETTE	0 0 2 n	0	0	0	0	0	0	o	0	0	0	1	0				RES.
BIAS	0 0 3 n	0	0	o	0	0	0	0	0	0	0	1	1	,	BIAS	TS	NOT
STORE F INTO *	004 n	0	0	0	0	0	0	0		0	1	0		DEST		SCRA	TCHPAD
LOAD F FROM * OUBLEPAD WORD	005 n	0	0	0	0	0	0	0	0	0	1	0	,	so	URCE S	CRATCH	HPAD
SET CYF	006 n	0	0	0	0	0	0	0	0	0	1	0	,	CYF TO	CYF TO	CYF TO 1	CYF
HALT	0001	0	0	0	0	0	0	0	0	0	0	0	0	CYD	CYL 0	0	1
OVERLAY * M-STRING	0002	0	0	0		0	0	0	0	0	0	0	0	0	0		
NORMALIZE X	0003	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
NO OPERATION	0000	0	0	0	0	0	0	0	0						2129		
A CONTRACT MANAGEMENT AND A CONTRACT	CONTRACTOR OF THE CONTRACTOR	1120	122.02	100 Contract 100				~	v		0	0	0	0	0	0	0

Figure 6: Burroughs B1714 microinstruction set

.

:									
FOUR-BIT	MANIPULATE			6nnn) SKIP			D/WRITE MEMORY		
(3nnn)	VARIANTS	т	EST VAF	RIANTS	(7nnn) VARIANTS				
BITS 4-6	CONDITIONS	BITS 4-6		CONDITI	ONS	BITS 6-7 CONDITIONS			
000	SET	000		ANY. SI	<1P	00	X REG.		
001	AND	001		ALL. SH	- 24	01	Y REG.		
010	OR	010		EQU. SI		10	T REG.		
011	EOR	011 100		ALL CLR.	8 m 22.0223 Mar. 11	11	L REG.		
100 101	INC INC/TEST	100		NOT ALL.	F1223332219937228	BITS 8-10	CONDITIONS		
110	DEC	1:10		NOT EQU	(1) Sec. 18	000	NOP		
111	DEC/TEST	111	N	OT ALL. C	LR. SKIP	001	FA† FL†		
						010 011	FA I FL		
					1	100	FA FL		
EXTRACT FF	ROM T REGISTER	5	SWAP ME	EMORY		101	FA↓		
(Bnnn)	VARIANTS	(0	2nn) VA	RIANTS		110	FLŧ		
BITS 5-6	CONDITIONS	BITS 6-7		CONDIT	ONS	111	FA ∳ FL∳		
00	X REG.	00		X RE	З.				
01	Y REG.	01		YRE	Contract of the second s	and the second second second			
10	T REG.	10		TRE	1000		SETTE CONTROL		
11	L REG.	11		LRE	J.	(0	02n) VARIANTS		
						BITS 3-1	CONDITIONS		
						000	START TAPE		
						001	STOP ON GAP		
	51 MD 51		ISPATCI	1 (001-)	010	STOP ON X≠Y			
COUNT FA AND FL						011-111	RESERVED		
(06nn)	VARIANTS		VARIA	ANTS	NUMBER DECEMPS				
BITS 5-7	CONDITIONS	BITS 1-3		CONDIT	IONS				
000	NOP	000		DISPATCH	BIAS (003n) VARIANTS				
001	FA	001		DISPATCH		BITS 3-1	CONDITIONS		
010	FL [†]	010	n	DISPATCH		000	FU		
011 100	FA† FL↓ FA↓ FL†	011 100	D	RESER		001	24 OR FL		
101	FA	101		RESER		010	24 OR SFL		
110	FL∳	110		RESER	VED	011 100	24 OR FL OR SFI NOP		
111	FA♦ FL♦	111		RESER	VED	100	24 OR CPL OR FI		
						110	NOP		
		1				111	24 OR CPL OR FL OR		
					REGIS	TER COLUMN			
CC REGISTER			1	0	1	1 2 1	3		
0 = CONSOLE IN				0 TA	FU	x	SUM		
1 = I/O SERVICI 2 = CLOCK INTI			R	1 TB	FT	Y	CMPX		
3 = STATE FLA			E	2 TC 3 TD	FLC	T L	CMPY XANY		
			G	20120	FLD				
CD REGISTER			I	4 TE 5 TF	FLE FLF	A(MAR) M	XEOY MSKX		
0 = WRT/SWAP			S T	6 CA	BICN	BR	MSKY		
			E	7 CB	FLCN	LR	XORY		
1 = READ OUT			R	8 LA	TOPM*	FA	DIFF		
2 = OUT OF BD							MAXS		
				9 LB	RES.	FB	MAAS		
2 = OUT OF BD	ARITY ERR.		R	10 LC	RES.	FL	MAXM		
2 = OUT OF BD 3 = MEM. RD. P INCN REGISTER	ARITY ERR. <u>3</u> *		0						
2 = OUT OF BD 3 = MEM. RD. P	ARITY ERR. <u>R</u> * LOCKOUT			10 LC 11 LD 12 LE	RES. RES. XYCN	FL TAS CP	MAXM U MBR*		
2 = OUT OF BD. 3 = MEM. RD. P <u>INCN REGISTER</u> 0 = PORT DISP.	ARITY ERR. <u>3</u> * LOCKOUT INTR.		0	10 LC 11 LD	RES. RES.	FL TAS	MAXM U		

* NOT AVAILABLE ON B 1710 SYSTEMS

Figure 7: Burroughs B1714 microinstruction fields

CONTROLLER • ID. (17-23)	CTL 1 0101010 CTL 2 0010100	CTL 0000100	CTL 10001110 CTL 20001100		CTL 0010110	CTL 0010110	CTL. 0010100	MTC1-0110010	MTC2-0110000	MTC3-0110100 MTC4-0110110 MTC5-0111000	CTL 0001000	CTL 0011100	SEE BELOW	CTL. 0011110	
11			-						SHORT	REC.					
16									LONG	REC.					
15				POS	120		EMPTY HOPPER, FULL STACKER		000-111	(0-7)					23 ECT
14				NO. PRT. POS	00 = 132 01 = 120 11 = 80		FLOW STOPPED	L ERROR		101 = 9T. 800 111 = 9T. 1600		SEEKING	RINGING OR ENQ.	SEEKING	L. ID. BITS 17 T PRESENT I PRESENT I RECT CONNI I RECT CONNI NE
13					MOTOR • ON TEST		BATCH TICKET	ROR TRACK IN ERROR	ACK/DENSIL T	I.			OFF HOOK	CTL. NO. Q/1	A COMMUNICATIONS CTL, ID, BITS 17,23 10 COOMUNICATIONS CTL, ID, BITS 17,23 10 MINIMA = LEASED OR DIRESENT 10 MINIMA = LEASED OR DIRECT CONNECT 11 MINIMA = SWITCHED LINE
12					PAPER -		MISSORT	CRC ERROR	121	000 = 77.200 001 = 77.556 011 = 77.800		SEEK * STATUS		SEEK • STATUS	DATA COMMUNICATIONS CTL. ID. BITS 17.23 1000000 = ADAPTER NOT PRESENT 1000001 = EASED OR DIRECT CONNECT 100mmn = EASED OR DIRECT CONNECT 100mmn = EAST CHED LINE
F	2			. SPD.	11 = 1100		JAM	TIME-OUT	(3 FT. L	BLANK TAPE)		SEEK	CARRIER LOSS	SEEK T.O.	
2			UNIT	10-11 PRT. SPD.	00 = 400/860 01 = 300 10 = 600		TOO LATE TO READ		LINIT	REWINDING			LOSS OF CLR. TO SD.	ADDRESS PARITY ERROR	
5			SHORT REC. RD.		011 = 96 100 = 192		DOUBLE	CNJ	32		SEC. HOP. EMPTY	UN DENSITY 110 = 406/2200	CHAINING	RUN TRK/DENS.* 010 = 205UR/406T	
80				7.9 = CHAR. SET			TRANSIT FIELD ERROR		WRITE	госкоит	PRI, HOP. EMPTY	0VERRUN 33T/2200 110 -	END. CTL. CODE NOT RECEIVED	810N	1
1			BEGINNING OF TAPE	5:2	000 = 64 001 = 48 010 = 16	INPUT REQUEST	ON-US FIELD ERROR	BEGINNING	DE	TAPE	PUNCH	TRACK 100 = 203T/	BREAK DET.	TRANS. P.E. OVE 001 = 205UR/203T	TOR BITS: TION
9	READ CHECK		END OF TAPE		END OF PAGE		AMOUNT FIELD ERROR	END	OF	TAPE	READ CHECK	WRITE LOCKOUT	TIME-OUT	WRITE LOCKOUT	ULT DESCRIF MPLETE PTION CONDI READY
S		MEMORY PARITY ERROR			MEMORY PARITY ERROR	ATTP. TO EXECUTE END ADDR.	CANNOT READ	MEMORY	PARITY	ERROR	MEMORY PARITY ERROR	MEMORY PARITY ERROR	MEMORY PARITY ERROR	MEMORY PARITY ERROR	COMMON RESULT DESCRIPTOR BITS 0 = I/O COMPLETE 1 = EXCEPTION CONDITION 2 = NOT READY
4	MEMORY ACCESS ERROR	MEMORY ACCESS ERROR	MEMORY ACCESS ERROR				MEMORY ACCESS ERROR	MEMORY	ACCESS	ERROR	MEMORY ACCESS ERROR	MEMORY ACCESS ERROR	MEMORY ACCESS ERROR	MEMORY ACCESS ERROR	
3	VALIDITY CHECK	PUNCH	TAPE PARITY ERROR		PRINT CHECK	KEYBOARD E. CANCEL	UNENCODED DOCUMENT	TAPE	LINKA	BUSY	INV. CH.	READ PARITY ERROR	PARITY ERROR	READ PARITY ERROR	• TEST DESCRIPTOR ONLY
	CARD READER	CARD	PAPER TAPE READER		LINE	CONSOLE	READER SORTER	MAGNETIC	Di suora	IARE	MFCU	DISK CARTRIDGE	SINGLE	DISK PACK	• TEST DESC

Figure 8: Burroughs B1714 input/output conditions




Figure 9: Burroughs B1714 control panel




Figure 10: Burroughs B1714 controls closeup



Figure 11: TCD's Burroughs B1714 in action, view of front panel




Figure 12: Burroughs B1714 prototyping board 1



Figure 13: Burroughs B1714 prototyping board 1 closeup



Figure 14: Burroughs B1714 prototyping board 1 closeup




Figure 15: Burroughs B1714 prototyping board 1 closeup




Figure 16: Burroughs B1714 prototyping board 1 closeup



Figure 17: Burroughs B1714 prototyping board 1 EPROM closeup



Figure 18: Burroughs B1714 prototyping board 1 Intel P8212 closeup Note legend: "Copyright P.Chadwick 1975



Figure 19: Burroughs B1714 prototyping board 1 closeup



Figure 20: Burroughs B1714 prototyping board 1 closeup



Figure 21: Burroughs B1714 prototyping board 2 closeup




Figure 22: Burroughs B1714 prototyping board 2 closeup



Figure 23: Burroughs B1714 prototyping board 2 closeup



Figure 24: Burroughs B1714 prototyping board 2 closeup




Figure 25: Burroughs B1714 prototyping board 2 closeups




Figure 26: Burroughs B1714 prototyping board 2 ACIA closeups (a) Motorola MC6850 ACIA, (b) AMI S6850 ACIA




Figure 27: Burroughs B1714 prototyping board 2 closeup




Figure 28: Burroughs B1714 prototyping board 2 closeup